Home
  • PRODUCTS
  • SOLUTIONS
  • SUPPORT
  • COMPANY
  • EN US
    • SELECT YOUR COUNTRY OR REGION

    • China - 简体中文
    • Japan - 日本語
    • Korea - 한국어
    • Taiwan - 繁體中文

DESIGN EXCELLENCE

  • Digital Design and Signoff
  • Custom IC
  • Verification
  • IP
  • IC Package

SYSTEM INNOVATION

  • System Analysis
  • Embedded Software
  • PCB Design

PERVASIVE INTELLIGENCE

  • AI / Machine Learning
  • AI IP Portfolio

CADENCE CLOUD

Digital Design and Signoff

Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

  • Logic Equivalence Checking
  • Innovus Implementation and Floorplanning
  • Functional ECO
  • Low-Power Validation
  • Synthesis
  • Power Analysis
  • Constraints and CDC Signoff
  • Silicon Signoff and Verification
  • Library Characterization
  • Test
  • Flows
  • Achieve best PPA with the next-generation Digital Full Flow solution Learn More
  • Address digital implementation challenges with machine learning Watch Now

Custom IC / Analog / RF Design

Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

  • Circuit Design
  • Circuit Simulation
  • Layout Design
  • Layout Verification
  • Library Characterization
  • RF / Microwave Solutions
  • Flows
  • Solve analog simulation challenges in complex designs Watch Now
  • See how the Virtuoso Design Platform addresses advanced custom IC and system design challenges Watch Now

System Design and Verification

Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.

  • Debug Analysis
  • Emulation
  • Formal and Static Verification
  • FPGA-Based Prototyping
  • Planning and Management
  • Simulation
  • Software-Driven Verification
  • Verification IP
  • System-Level Verification IP
  • Flows
  • Prototype your embedded software development Watch Now
  • Learn how early firmware development enabled first silicon success at Toshiba Memory Watch Now

IP

An open IP platform for you to customize your app-driven SoC design.

  • Interface IP
  • Denali Memory IP
  • Tensilica Processor IP
  • Analog IP
  • System / Peripherals IP
  • Verification IP
  • Solve the challenges of long-reach signaling with Cadence 112G SerDes IP Watch Now
  • Meeting the needs of 5G communication with Tensilica® ConnX B20 DSP IP Download Now

IC Package Design and Analysis

Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

  • Cross-Platform Co-Design and Analysis
  • IC Package Design
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • Flows
  • Cadence Design Solutions certified for TSMC SoIC advanced 3D chip stacking technology Learn More
  • Four reasons to avoid multi-layer flip-chip pin padstacks Learn More

System Analysis

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

  • See how to improve electrical-thermal co-simulation with the Celsius™ Thermal Solver Watch Now
  • Get true 3D system analysis with faster speeds, more capacity, and integration Watch Now
  • Electromagnetic Solutions
  • RF / Microwave Design
  • Thermal Solutions
  • System Analysis Resources Hub

Embedded Software

PCB Design and Analysis

Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

  • Design Authoring
  • PCB Layout
  • Library and Design Data Management
  • Analog/Mixed-Signal Simulation
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • What's New in Allegro
  • What's New in Sigrity
  • RF / Microwave Design
  • Flows
  • Advanced PCB Design & Analysis Blog
  • Watch how to easily tackle complex and cutting edge designs. Learn More
  • Learn why signal integrity analysis needs to be power-aware Watch Now
  • Augmented Reality Lab Tools

AI / Machine Learning

AI IP Portfolio

INDUSTRIES

  • 5G Systems and Subsystems
  • Aerospace and Defense
  • Automotive
  • AI / Machine Learning

TECHNOLOGIES

  • 3D-IC Design
  • Advanced Node
  • Arm-Based Solutions
  • Cloud Solutions
  • Low Power
  • Mixed Signal
  • Photonics
  • RF / Microwave
See how our customers create innovative products with Cadence Explore Now

SUPPORT

  • Support Process
  • Online Support
  • Software Downloads
  • Computing Platform Support
  • Customer Support Contacts
  • Technical Forums

TRAINING

  • Custom IC / Analog / RF Design
  • Languages and Methodologies
  • Digital Design and Signoff
  • IC Package
  • PCB Design
  • System Design and Verification
  • Tensilica Processor IP
Stay up to date with the latest software Download Now
24/7 - Cadence Online Support Visit Now

CORPORATE

  • About Us
  • Designed with Cadence
  • Investor Relations
  • Leadership Team
  • Computational Software
  • Alliances
  • Corporate Social Responsibility
  • Cadence Academic Network

MEDIA CENTER

  • Events
  • Newsroom
  • Blogs

CULTURE AND CAREERS

  • Culture and Diversity
  • Careers
Learn how Intelligent System Design™ powers future technologies Learn More
Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
View all Products
  • PRODUCTS
    • DESIGN EXCELLENCE
      • Digital Design and Signoff
        • Logic Equivalence Checking
        • Innovus Implementation and Floorplanning
        • Functional ECO
        • Low-Power Validation
        • Synthesis
        • Power Analysis
        • Constraints and CDC Signoff
        • Silicon Signoff and Verification
        • Library Characterization
        • Test
        • Flows
      • Custom IC / Analog / RF Design
        • Circuit Design
        • Circuit Simulation
        • Layout Design
        • Layout Verification
        • Library Characterization
        • RF / Microwave Solutions
        • Flows
      • System Design and Verification
        • Debug Analysis
        • Emulation
        • Formal and Static Verification
        • FPGA-Based Prototyping
        • Planning and Management
        • Simulation
        • Software-Driven Verification
        • Verification IP
        • System-Level Verification IP
        • Flows
      • IP
        • Interface IP
        • Denali Memory IP
        • Tensilica Processor IP
        • Analog IP
        • System / Peripherals IP
        • Verification IP
      • IC Package Design and Analysis
        • Cross-Platform Co-Design and Analysis
        • IC Package Design
        • SI/PI Analysis
        • SI/PI Analysis Point Tools
        • Flows
    • SYSTEM INNOVATION
      • System Analysis
        • Electromagnetic Solutions
        • RF / Microwave Design
        • Thermal Solutions
        • System Analysis Resources Hub
      • Embedded Software
      • PCB Design and Analysis
        • Design Authoring
        • PCB Layout
        • Library and Design Data Management
        • Analog/Mixed-Signal Simulation
        • SI/PI Analysis
        • SI/PI Analysis Point Tools
        • What's New in Allegro
        • What's New in Sigrity
        • RF / Microwave Design
        • Flows
        • Advanced PCB Design & Analysis Blog
        • Augmented Reality Lab Tools
    • PERVASIVE INTELLIGENCE
      • AI / Machine Learning
      • AI IP Portfolio
    • CADENCE CLOUD
  • SOLUTIONS
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
  • SUPPORT
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
  • COMPANY
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers

3D-IC Design Solutions

Reducing power, raising performance, and enabling maximum functionality in a smaller form factor

READ WHITE PAPER

Key Benefits

  • Allows heterogeneous integration of different dies
  • Improves performance
  • Reduces power consumption
  • Provides maximum functionality in a smaller form factor to support numerous applications in networking, graphics, mobile communications and networking

Ever wonder when the law of physics will come into play with semiconductor designs? Thankfully, plenty of scientists and engineers are working hard to extend the laws as we have known them for IC and SoC design. 3D-IC technology is an alternative path (often called “more than Moore’s”) to further extend Moore’s Law in order to generate higher bandwidth, lower power consumption, and reduced area without traditional process scaling. The technology applies to various applications, from networking and high-performance computing to wearables and the Internet of Things (IoT).

As with any new solution, 3D-IC comes with unique new challenges, including:

  • Thermal management: The through-silicon-vias (TSVs) in 3D-ICs can result in poor lateral heat distribution, more heat dissipation, and reduced performance if not managed properly
  • Test strategies: Test access is only at the bottom die, so you’ll need a design-for-test methodology that propagates test stimuli and responses up and down through the stack to better identify problem points
  • Other design enablement: Electronic design automation (EDA) requires some enhancement for 3D-ICs, from package silicon co-design to new layout layers, new extraction features, mechanical constraints, and many other considerations

Addressing these new challenges calls for adaptations in your design flow and signoff/analysis flow.

Design Flow for 3D-ICs

If your design team is like most, there could be digital engineers and analog/mixed-signal engineers responsible for 3D-IC design. Cadence’s digital design and signoff flow is part of our comprehensive infrastructure for 3D-IC design.

Cadence provides a single source of IP, implementation, test, analysis, and verification products that address the challenges of 3D-IC design for digital SoCs, analog/mixed-signal designs, and entire systems. Many of these tools are integrated and feature a common UI to help enhance your design productivity.

To efficiently plan and assess connectivity and route feasibility in your 3D-IC design, look to Cadence OrbitIO™ Interconnect Designer. You’ll be able to quickly evaluate the connectivity between the die and package in the context of your full system. You’ll also be equipped to make or refine decisions and, right away, visualize the impact on adjacent fabrics within this single tool. This capability will help you cut down on iterations between silicon and package design teams.

When you’re ready to test, look to our Genus™ Synthesis Solution and Modus DFT Software products for logic die design for test (DFT). Using these tools, you can perform a DFT insertion to test the die-to-die interconnect, including silicon interposers.

For logic die implementation, look to our Innovus™ Implementation System and our Physical Verification System. With unique capabilities in place and route, optimization, and clocking, the Innovus Implementation System delivers production-proven power, performance, and area (PPA) advantages as well as faster turnaround times. An Innovus plug-in provides functions for 3D-IC designs, including creation of TSVs and micro-bumps. Physical Verification System (PVS) can perform design rule checking (DRC) as well as layout vs. schematic (LVS) that runs multiple die verification concurrently.

If your design also contains analog components, you can use this same flow. Integrated into this flow, our Virtuoso® custom design platform can support custom 3D-IC realization, from TSV feed-through implementation on the memory die to the mapping of memory die bumps to the logic die.

Cadence’s OpenAccess database provides a natively unified database for inter-operation between the Innovus and Virtuoso platforms. For example, in a typical interposer design that contains many bus signals that require not only minimal delay but also delay matching, using the slack-driven routing technology in the Innovus Implementation System as well as Virtuoso Space-Based Router may yield better implementation results.

Cadence SiP Layout can also help with silicon interposer design. It can even display both silicon layers and package layers in a single design window for easier viewing and editing, providing a great platform for packaging engineers to do multi-die integration.

Signoff and Analysis Flow for 3D-ICs

In the analysis and signoff phase, you’ll need to validate your design, ensuring that the inter-die in your 3D implementation is correct. You can use our Physical Verification System to perform a cross die check. You’ll also need to evaluate electrical performance. On the digital side, we offer an array of tools for extraction and timing and power signoff:

  • Quantus™ Extraction Solution provides parasitic extraction and analysis for TSVs, micro-bumps, and other characteristics associated with 3D technologies
  • Tempus™ Timing Signoff Solution provides silicon-accurate timing signoff and signal integrity analysis across multiple dies
  • Voltus™ IC Power Integrity Solution provides not only a single full-chip, but also the entire multi-die, 3D-IC system in a package

Thermal Management

Cadence offers a unique capability for thermal management of 3D-IC designs. Our Voltus IC Power Integrity Solution generates a power map that is fed into the Celsius™ Thermal Solver, which uses this power consumption data to determine the temperature distribution for each die. This data then goes back to the Voltus solution for temperature-dependent IR-drop analysis. If you need to run thermal analysis through many iterations, the Voltus solution's GUI allows you to invoke the thermal engine within the solution to get the temperature results automatically displayed at the die level.

For More Information

To learn more about Cadence’s 3D-IC solution, please complete and submit this brief form to hear back from one of our technical experts. 

  • Related Products

    • Innovus Implementation System
    • Quantus Extraction Solution
    • Tempus Timing Signoff Solution
    • Voltus IC Power Integrity Solution
    • Sigrity PowerDC
    • Allegro Package Designer Plus SiP Layout Option
    • Cadence Modus DFT Software Solution
    • Physical Verification System
    • OrbitIO Interconnect Designer
News ReleasesVIEW ALL
  • Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics 01/20/2021

  • Cadence Announces Fourth Quarter and Fiscal Year 2020 Financial Results Webcast 01/08/2021

  • Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5/3D Chip Designs 12/16/2020

  • Samsung Foundry Adopts Spectre X Simulator for 5nm Design 12/08/2020

  • Rockley Photonics Collaborates with Cadence to Create a High-Performance System for Hyperscale Data Centers 12/02/2020

Blogs VIEW ALL

A Great Place to Do Great Work!

Sixth year on the FORTUNE 100 list

Our Culture Join The Team
  • Products
  • Custom IC and RF
  • Digital Design and Signoff
  • IC Package
  • IP
  • PCB Design
  • System Analysis
  • Verification
  • All Products
  • Company
  • About Us
  • Leadership Team
  • Investor Relations
  • Alliances
  • Careers
  • Cadence Academic Network
  • Supplier
  • Media Center
  • Events
  • Newsroom
  • Designed with Cadence
  • Blogs
  • Forums
  • Contact Us
  • General Inquiry
  • Customer Support
  • Media Relations
  • Global Office Locator

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2021 Cadence Design Systems, Inc. All Rights Reserved.

Terms of Use Privacy US Trademarks Do Not Sell My Personal Information
Connect with us