- Abstract Generator
- Analog Modeling with Verilog-A
- Assura DRC Verification
- Assura DRC/LVS Rules Writer
- Assura LVS Verification
- Cadence QRC RF Transistor and Substrate-level Extraction
- SKILL Language Programming
- SKILL Programming for IC Layout Design
- Virtuoso ADE Explorer and Assembler S1: ADE Explorer and Single Test Corner Analysis
- Virtuoso ADE Explorer and Assembler S2: ADE Assembler and Multi Test Corner Analysis
- Virtuoso ADE Explorer and Assembler S3: Sweeping Variables and Simulating Corners
- Virtuoso ADE Explorer and Assembler S4: Monte Carlo Analysis, Real-Time Tuning and Run Plans
- Virtuoso AMS Designer
- Virtuoso Analog Design Environment
- Virtuoso Layout Suite L vIC6.1.7/ Virtuoso Layout Design Basics
- Virtuoso Layout Suite XL vIC6.1.5/Virtuoso Connectivity-Driven Layout
- Virtuoso Spectre RF
Custom IC/ Analog/ RF Design Learning Map

Cadence Training Services learning maps provide a comprehensive visual overview of the learning opportunities for Cadence customers. They provide recommended course flows as well as tool experience and knowledge levels to guide students through a complete learning plan. Learning Maps cover all Cadence Technologies and reference courses available worldwide.
Custom IC / Analog / RF Design
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus