Innovus Implementation System (Block)

Learning Objectives

After completing this course, you will be able to:

• Import and floorplan a design
• Run placement and optimization using GigaPlace technology
• Plan, route and analyze the power
• Run timing analysis and debug results
• Create clock trees and concurrently run datapath optimization
• Run layer-aware timing- and power-driven optimization
• Run the slack-driven router with track-aware timing optimization
• Run global and detail routing for timing and signal integrity
• Debug routing violations
• Create and edit wires interactively
• Run ECOs on a design
• Address 20nm (and below) challenges as a result of Multi-Pattern Technology (MPT)
• Run design verification for geometry, connectivity, antenna and metal fill
• Run database access commands
• Run foundation flow scripts

Software Used in This Course

• Innovus Implementation System

Software Release(s)

INNOVUS162 ISR1 (INVS16.21-s078_1)

Modules in this Course

• Innovus Implementation System Overview
• Design Import and Customizing the Innovus Implementation Environment
• Selecting and Highlighting Objects in the Design
• Floorplanning the Design
• Planning Power
• Routing Power with Special Route
• Running Placement Optimization
• Scan Optimization and Reordering
• Analyzing Route Feasibility with Early Global Route
• Extracting Parasitics and Analyzing Timing
• Multi-Mode Multi-Corner Analysis
• Optimizing and Closing Timing
• Implementing the Clock Tree with CCopt technology
• Detail Routing for Signal Integrity, Timing, and Design for Yield
• Debugging Routing
• Wire Editing
• Preventing and Fixing Signal Integrity Problems
• Metal Fill
• Verification
• Engineering Change Order (ECO)
• Writing Out a Design
• Challenges of Multi-Pattern Technology
• Innovus Database Access Commands
• Foundation Flow Scripts

Audience

• CAD Engineers
• Chip Designers
• Physical Layout Designers

Prerequisites

You must have experience with or knowledge of the following:

• Design methodology

Related Courses

• Innovus Implementation System (Hierarchical)
• Innovus Clock Concurrent Technology for Clock Tree Synthesis
• Tempus Signoff Timing Analysis and Closure

Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.