TIE Language—The Fast Path to High-Performance Embedded SoC Processing
An introduction to the easy-to-use TIE language
Differentiated hardware tailored to the application requirements is absolutely essential to achieve optimal performance and energy efficiency. Customers can quickly create differentiated, domain-specific processors for their application needs with the help of Cadence® Tensilica® IP’s proven technology, including Tensilica Xtensa® extensible processors, a broad range of high-performance application-specific DSPs, a comprehensive development toolchain, and unparalleled support.
Quickly and easily explore hardware and software tradeoffs while integrating Xtensa products into your SoC
Automatically generate processor extensions and matching software tools using the Tensilica Instruction Extension (TIE) language
Enables hardware and software designers to create differentiated domain-specific solutions
Customers Success
Kneron and Cadence – Reducing Edge AI Processor Development Cycle Time
Press Release
Cadence Achieves Industry-First ASIL B(D) Compliance Certification for Automotive Radar, Lidar and V2X DSP IP
Press Release
Kneron Boosts On-Device Edge AI Computing Performance with Cadence Tensilica IP