Key Benefits

Chip / Package Co-Design


Create higher performing, lower cost packages

Multi-Chip(let) Design


Robust support for multi-chip(let) heterogeneously integrated designs

Comprehensive Design


Analysis and verification flow for fan-out wafer-level package (FOWLP)

Reference Flows


Support for major foundry and OSAT advanced packaging