Home
  • 技術產品
  • 解決方案
  • 支援與培訓
  • 公司資訊
  • ZH TW
    • SELECT YOUR COUNTRY OR REGION

    • US - English
    • China - 简体中文
    • Japan - 日本語
    • Korea - 한국어

DESIGN EXCELLENCE

  • 數位設計流程
  • 客製IC/類比/RF設計
  • Verification
  • IP
  • IC封裝設計與分析

SYSTEM INNOVATION

  • 系統分析
  • 嵌入式軟體
  • PCB設計與分析

PERVASIVE INTELLIGENCE

  • AI / 機器學習
  • AI IP系列

CADENCE雲端方案

VIEW ALL PRODUCTS

數位設計流程

Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

PRODUCT CATEGORIES

  • Logic Equivalence Checking
  • SoC Implementation and Floorplanning
  • Functional ECO
  • Low-Power Validation
  • Synthesis
  • Power Analysis
  • Constraints and CDC Signoff
  • Silicon Signoff and Verification
  • Library Characterization
  • Test

FEATURED PRODUCTS

  • Genus Synthesis Solution
  • Conformal Smart LEC
  • Innovus Implementation System
  • Tempus Timing Signoff Solution
  • Pegasus Verification System
  • RESOURCES
  • Flows

客製IC/類比/RF設計

Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

PRODUCT CATEGORIES

  • Circuit Design
  • Circuit Simulation
  • Layout Design
  • Layout Verification
  • Library Characterization
  • RF / Microwave Solutions

FEATURED PRODUCTS

  • Spectre X Simulator
  • Virtuoso RF Solution
  • Virtuoso Layout Suite
  • Virtuoso ADE Product Suite
  • Virtuoso Advanced Node
  • Voltus IC Power Integrity Solution
  • RESOURCES
  • Flows

系統設計與驗證

Offering a full verification flow to our customers and partners that delivers the highest verification throughput in the industry

PRODUCT CATEGORIES

  • Debug Analysis
  • Emulation and Prototyping
  • Formal and Static Verification
  • Planning and Management
  • Simulation
  • Software-Driven Verification
  • Verification IP
  • System-Level Verification IP

FEATURED PRODUCTS

  • vManager Verification Management
  • JasperGold Formal Verification Platform
  • Xcelium Logic Simulation
  • Palladium Enterprise Emulation
  • Protium Enterprise Prototyping
  • System VIP
  • RESOURCES
  • Flows

IP

An open IP platform for you to customize your app-driven SoC design.

PRODUCT CATEGORIES

  • Interface IP
  • Denali Memory IP
  • Tensilica Processor IP
  • Analog IP
  • System / Peripherals IP
  • Verification IP

IC封裝設計與分析

Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

PRODUCT CATEGORIES

  • Cross-Platform Co-Design and Analysis
  • IC Package Design
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • Flows

系統分析

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

PRODUCT CATEGORIES

  • Computational Fluid Dynamics
  • Electromagnetic Solutions
  • RF / Microwave Design
  • Signal and Power Integrity
  • Thermal Solutions

FEATURED PRODUCTS

  • Clarity 3D Solver
  • Clarity 3D Transient Solver
  • Celsius Thermal Solver
  • Omnis
  • Sigrity Advanced SI
  • Sigrity Advanced PI
  • RESOURCES
  • System Analysis Resources Hub
  • AWR Software Download Free Trial

嵌入式軟體

PCB設計與分析

Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

PRODUCT CATEGORIES

  • Design Authoring
  • PCB Layout
  • Library and Design Data Management
  • Analog/Mixed-Signal Simulation
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • RF / Microwave Design
  • Augmented Reality Lab Tools

FEATURED PRODUCTS

  • Allegro Package Designer Plus
  • Allegro PCB Designer
  • RESOURCES
  • What's New in Allegro
  • What's New in Sigrity
  • Advanced PCB Design & Analysis Resources Hub
  • Flows

AI / 機器學習

AI IP系列

Industries

  • 5G 系統
  • 航太與國防
  • 車用方案
  • AI / 機器學習

Technologies

  • 3D-IC 設計
  • 先進製程
  • Arm-Based方案
  • Cloud Solutions
  • 低功耗方案
  • 混合訊號
  • Photonics
  • RF / Microwave
See how our customers create innovative products with Cadence

Support

  • Support Process
  • Online Support
  • Software Downloads
  • Computing Platform Support
  • Customer Support Contacts
  • Technical Forums

Training

  • Custom IC / Analog / RF Design
  • Languages and Methodologies
  • Digital Design and Signoff
  • IC Package
  • PCB Design
  • System Design and Verification
  • Tensilica Processor IP
Stay up to date with the latest software 24/7 - Cadence Online Support Visit Now

Corporate

  • About Us
  • Designed with Cadence
  • Investor Relations
  • Leadership Team
  • Computational Software
  • Alliances
  • Corporate Social Responsibility
  • Cadence Academic Network

Media Center

  • Events
  • Newsroom
  • Blogs

Culture and Careers

  • Culture and Diversity
  • Careers
Learn how Intelligent System Design™ powers future technologies Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
ZH - Taiwan
  • US - English
  • China - 简体中文
  • Japan - 日本語
  • Korea - 한국어
  • 技術產品
    • DESIGN EXCELLENCE
      • 數位設計流程
        • PRODUCT CATEGORIES
          • Logic Equivalence Checking
          • SoC Implementation and Floorplanning
          • Functional ECO
          • Low-Power Validation
          • Synthesis
          • Power Analysis
          • Constraints and CDC Signoff
          • Silicon Signoff and Verification
          • Library Characterization
          • Test
        • FEATURED PRODUCTS
          • Genus Synthesis Solution
          • Conformal Smart LEC
          • Innovus Implementation System
          • Tempus Timing Signoff Solution
          • Pegasus Verification System
          • RESOURCES
          • Flows
      • 客製IC/類比/RF設計
        • PRODUCT CATEGORIES
          • Circuit Design
          • Circuit Simulation
          • Layout Design
          • Layout Verification
          • Library Characterization
          • RF / Microwave Solutions
        • FEATURED PRODUCTS
          • Spectre X Simulator
          • Virtuoso RF Solution
          • Virtuoso Layout Suite
          • Virtuoso ADE Product Suite
          • Virtuoso Advanced Node
          • Voltus IC Power Integrity Solution
          • RESOURCES
          • Flows
      • 系統設計與驗證
        • PRODUCT CATEGORIES
          • Debug Analysis
          • Emulation and Prototyping
          • Formal and Static Verification
          • Planning and Management
          • Simulation
          • Software-Driven Verification
          • Verification IP
          • System-Level Verification IP
        • FEATURED PRODUCTS
          • vManager Verification Management
          • JasperGold Formal Verification Platform
          • Xcelium Logic Simulation
          • Palladium Enterprise Emulation
          • Protium Enterprise Prototyping
          • System VIP
          • RESOURCES
          • Flows
      • IP
        • PRODUCT CATEGORIES
          • Interface IP
          • Denali Memory IP
          • Tensilica Processor IP
          • Analog IP
          • System / Peripherals IP
          • Verification IP
      • IC封裝設計與分析
        • PRODUCT CATEGORIES
          • Cross-Platform Co-Design and Analysis
          • IC Package Design
          • SI/PI Analysis
          • SI/PI Analysis Point Tools
          • Flows
    • SYSTEM INNOVATION
      • 系統分析
        • PRODUCT CATEGORIES
          • Computational Fluid Dynamics
          • Electromagnetic Solutions
          • RF / Microwave Design
          • Signal and Power Integrity
          • Thermal Solutions
        • FEATURED PRODUCTS
          • Clarity 3D Solver
          • Clarity 3D Transient Solver
          • Celsius Thermal Solver
          • Omnis
          • Sigrity Advanced SI
          • Sigrity Advanced PI
          • RESOURCES
          • System Analysis Resources Hub
          • AWR Software Download Free Trial
      • 嵌入式軟體
      • PCB設計與分析
        • PRODUCT CATEGORIES
          • Design Authoring
          • PCB Layout
          • Library and Design Data Management
          • Analog/Mixed-Signal Simulation
          • SI/PI Analysis
          • SI/PI Analysis Point Tools
          • RF / Microwave Design
          • Augmented Reality Lab Tools
        • FEATURED PRODUCTS
          • Allegro Package Designer Plus
          • Allegro PCB Designer
          • RESOURCES
          • What's New in Allegro
          • What's New in Sigrity
          • Advanced PCB Design & Analysis Resources Hub
          • Flows
    • PERVASIVE INTELLIGENCE
      • AI / 機器學習
      • AI IP系列
    • CADENCE雲端方案
    • VIEW ALL PRODUCTS
  • 解決方案
      • Industries
        • 5G 系統
        • 航太與國防
        • 車用方案
        • AI / 機器學習
      • Technologies
        • 3D-IC 設計
        • 先進製程
        • Arm-Based方案
        • Cloud Solutions
        • 低功耗方案
        • 混合訊號
        • Photonics
        • RF / Microwave
      • Industries
        • 5G 系統
        • 航太與國防
        • 車用方案
        • AI / 機器學習
      • Technologies
        • 3D-IC 設計
        • 先進製程
        • Arm-Based方案
        • Cloud Solutions
        • 低功耗方案
        • 混合訊號
        • Photonics
        • RF / Microwave
      • Industries
        • 5G 系統
        • 航太與國防
        • 車用方案
        • AI / 機器學習
      • Technologies
        • 3D-IC 設計
        • 先進製程
        • Arm-Based方案
        • Cloud Solutions
        • 低功耗方案
        • 混合訊號
        • Photonics
        • RF / Microwave
  • 支援與培訓
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
  • 公司資訊
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers

Conformal Litmus

Delivers fastest path to full-chip constraints and CDC signoff

  • Overview
  • News and Blogs
  • Support and Training

Key Benefits

  • The industry’s first static timer integration for constraints and CDC signoff enables modeling the design and constraints, using the same interpretation as the Tempus Timing Signoff Solution, to provide customers with 100% signoff accuracy at the RTL
  • CDC signoff verifies structural correctness of CDC in the design from early RTL through implementation
  • Constraints signoff checks for correctness and completeness of constraints at the IP level and lets users perform hierarchical block versus top consistency checks at the SoC integration level
  • Smart analysis generates accurate low-noise reports, providing insights into the design and the constraints intent and enabling users to diagnose root cause failures and signoff rapidly, thereby saving weeks to months in the design schedule
  • Multi-CPU parallelization delivers up to 10X faster turnaround time on SoC designs
ASK US A QUESTION


Achieving first-pass silicon success with rapid execution continues to be a growing challenge for today’s complex designs. Structural signoff is an important step to achieving this success. Converging on signoff-quality constraints to meet aggressive power, performance, and area (PPA) requirements and signing off on clock domain crossings (CDCs) with the accurate constraints are critical in this process.

Cadence® Conformal® Litmus is the next-generation tool delivering the fastest path to SoC-level constraints signoff and CDC signoff.

The key technology benefits of Conformal Litmus are:

  • Industry’s first signoff static timer integration: With this integration, the Conformal Litmus can accurately model the design and the constraints using the same interpretation as the Tempus™ Timing Signoff Solution, providing customers with 100% signoff accuracy at the register-transfer level (RTL)
  • Multi-CPU parallelization: Verification can be parallelized across multiple cores, delivering up to 10X faster turnaround time on system-on-chip (SoC) designs

Constraints Signoff

SoCs are built hierarchically by assembling subsystems. The subsystems are comprised of legacy designs and many commercially available IP. The IP and their respective timing constraints are developed and validated with their own timing-intent goals before the subsystems and SoCs are realized. Verifying correctness and completeness of the constraints at the IP level and consistency at the SoC level is critical for converging on signoff-quality constraints.

To address these requirements of constraint signoff, Conformal Litmus offers a rich set of built-in rules to verify issues such as missing constraints, timing exception overlaps, and conflicts at the IP level. It also verifies that the intent of the IP-level constraints is consistent with that of the SoC-level constraints.

 

 

The Conformal Litmus smart analysis generates accurate, low-noise reports that shorten debug time and help users achieve signoff-quality constraints rapidly.

Constraints Equivalence

Timing constraints are transformed and undergo several refinements as the design progresses from RTL to final layout. During this journey, the design and timing constraints change and may lose the original intent.

For example, synthesis optimizations like cloning, decloning, and buffering could unintentionally corrupt the original intent of the constraints. ECOs can introduce logic that can be erroneously affected by a timing exception.

Logic equivalency checking can ensure that the design intent is equivalent before and after an implementation step. But the designer will also need to verify that the timing constraint intent is also equivalent. If these constraint equivalence checks are not performed, this could result in schedule delays or potentially costly re-spins.

 

Conformal Litmus offers constraints comparison capabilities, wherein the user can make sure the timing constraints from a previous step in the implementation flow are in sync with the current step. These checks are needed to make sure the constraints intent is preserved from one step to the next, all the way to tapeout.

CDC Signoff

SoC systems have multiple interfaces and sub-blocks that operate on clock domains inherently asynchronous to each other. The designs have extremely complex asynchronous clock schemes that must be verified at every stage in the design flow. If unverified, these crossings can be catastrophic and cause costly chip re-spins.

The Conformal Litmus CDC signoff verifies correctness of CDC structures between the asynchronous clock domains from early RTL through implementation flows.

  • Easy setup: Supports timing signoff constraints and includes a TCL scripting environment with powerful control and reporting capabilities. It also supports the Cadence Stylus Common User Interface
  • Comprehensive CDC verification: Conformal Litmus performs comprehensive checks to verify proper implementation of synchronization schemes to mitigate metastability and to prevent glitches and re-convergence. Conformal Litmus also verifies the correctness of complex CDC structures, including handshake synchronizers, bus synchronizers, and FIFOs

  • Smart signoff: After performing comprehensive analysis, Conformal Litmus presents the results in a very intuitive way. All insights required to understand the CDC intent are readily available, which helps users to diagnose root cause failures easily and signoff rapidly
  • Capacity: The Conformal Litmus multi-CPU parallelization infrastructure can process very large SoC-level designs and is scalable to billion gate design sizes.
  • Gate-level netlist verification: Post-synthesis, various insertion steps (such as power, test, scan etc.) can introduce unintended crossings. The Conformal Litmus gate-level netlist analysis can identify these erroneous domain crossing paths that can be potentially catastrophic for the chip

Contact Us

TRAINING COURSES

  • Related Products

    • Genus Synthesis Solution
    • Innovus Implementation System
    • Tempus Timing Signoff Solution
News ReleasesVIEW ALL
  • Cadence Pegasus Verification System Certified for Samsung Foundry 5nm and 7nm Process Technologies 04/19/2021

  • Cadence以3奈米合作榮獲台積電開放創新平台(OIP)客戶首選獎 03/09/2021

  • Rockley Photonics Collaborates with Cadence to Create a High-Performance System for Hyperscale Data Centers 12/02/2020

  • Cadence榮獲2020年四項台積電開放創新平台夥伴大獎 11/03/2020

  • Cadence Pegasus Verification System Certified for TSMC N16, N12 and N7 Process Technologies 10/08/2020

Blogs VIEW ALL
Support

Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview

Cadence Online Support

  • Details about online supportLearn more

  • Have an account already?Log in

  • New to support?Sign up

  • Online support overview Link to video

Customer Support

  • Support Process
  • Software Downloads
  • Computing Platform Support
  • University Software Program
  • Customer Support Contacts
Training

Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers or at your site. We also offer self-paced online courses. Overview

Course Delivery Methods

  • Instructor-Led Training
  • Online Training
  • Get Cadence Certified

Regional Training Information

  • China
  • Europe, Middle East, and Africa
  • India
  • Japan
  • Korea
  • North America
  • Singapore
  • Taiwan

A Great Place to Do Great Work!

Seventh year on the FORTUNE 100 list

Our Culture Join The Team
  • Products
  • Custom IC and RF
  • Digital Design and Signoff
  • IC Package
  • IP
  • PCB Design
  • System Analysis
  • Verification
  • All Products
  • Company
  • About Us
  • Leadership Team
  • Investor Relations
  • Alliances
  • Careers
  • Cadence Academic Network
  • Supplier
  • Media Center
  • Events
  • Newsroom
  • Press Releases
  • Designed with Cadence
  • Blogs
  • Forums
  • Contact Us
  • General Inquiry
  • Customer Support
  • Media Relations
  • Global Office Locator

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2021 Cadence Design Systems, Inc. All Rights Reserved.

Terms of Use Privacy US Trademarks