Home
  • 技術產品
    • DESIGN EXCELLENCE
    • 數位設計流程
      Digital Design and Signoff Overview

      Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

      Full-Flow Digital Solution Related Products A-Z

      Product Categories
      • Equivalence Checking
        • Products
        • Conformal Equivalence Checker
        • Conformal Smart LEC
      • SoC Implemenation and Floorplanning
        • Products
        • Innovus Implementation System
        • First Encounter Design Exploration and Prototyping
        • Virtuoso Digital Implementation
      • Functional ECO
        • Products
        • Conformal ECO Designer
      • Low-Power Validation
        • Products
        • Conformal Low Power
      • Synthesis
        • Products
        • Stratus High-Level Synthesis
        • Genus Synthesis Solution
        • Joules RTL Power Solution
        • Virtuoso Digital Implementation
      • Power Analysis
        • Products
        • Joules RTL Power Solution
      • SDC and CDC Signoff
        • Products
        • Conformal Litmus
        • Conformal Constraint Designer
      • Silicon Signoff
        • Products
        • Pegasus Verification System
        • Quantus Extraction Solution
        • Tempus Timing Signoff Solution
        • Assura Physical Verification
        • Physical Verification System
        • CMP Predictor
        • MaskCompose Reticle and Wafer Synthesis
        • QuickView Signoff Data Analysis
        • LDE Electrical Analyzer
        • Process Proximity
        • Pattern Analysis
        • Litho Physical Analyzer
        • Voltus IC Power Integrity Solution
        • Voltus-Fi Custom Power Integrity Solution
      • Library Characterization
        • Products
        • Liberate Trio Characterization Suite
        • Liberate MX Memory Characterization
        • Liberate AMS Mixed-Signal Characterization
        • Liberate LV Library Validation Solution
        • Liberate Characterization Solution
        • Liberate Variety Statistical Characterization
      • Test
        • Products
        • Modus DFT Software Solution
      • Flows
        • Flows
        • 3D-IC
        • Advanced Node
        • ARM-Based Designs
        • Library Characterization Flow
        • Low Power
        • Mixed Signal
    • 客製 IC/類比/RF 設計
      Custom IC / Analog/ RF Design Overview

      Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

      Overview Related Products A-Z

      Product Categories
      • Circuit Design
        • Products
        • What's New in Virtuoso
        • Virtuoso Schematic Editor
        • Virtuoso ADE Product Suite
      • Circuit Simulation
        • Products
        • Spectre Simulation Platform
        • Spectre X Simulator
        • Spectre eXtensive Partitioning Simulator
        • Spectre RF Option
        • Spectre AMS Designer
      • Layout Design
        • Products
        • What's New in Virtuoso
        • Virtuoso Layout Suite
      • Layout Verification
        • Products
        • Virtuoso DFM
        • Physical Verification System
        • Virtuoso Integrated Physical Verification System
      • Library Characterization
        • Products
        • Liberate Trio Characterization Suite
        • Virtuoso Liberate MX Memory Characterization Solution
        • Virtuoso Liberate AMS Mixed-Signal Characterization Solution
        • Liberate Variety Statistical Characterization
        • Liberate Characterization Solution
        • Liberate LV Library Validation Solution
      • Flows
        • Flows
        • Electrically Aware Design
        • Advanced Node
        • Virtuoso RF Solution
        • Virtuoso System Design Platform
        • 5G Systems and Subsystems
    • 系統設計與驗證
      System Design and Verification Overview

      Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.

      Verification Suite Related Products A-Z

      Tools Categories
      • Debug Analysis
        • Tools
        • Indago Debug Platform
        • Indago Debug Analyzer App
        • Indago Embedded Software Debug App
        • Indago Protocol Debug App
        • SimVision Debug
      • Emulation
        • Tools
        • Palladium Z1 Enterprise Emulation System
        • Palladium XP Series
        • Palladium Dynamic Power Analysis
        • Palladium Hybrid
        • SpeedBridge Adapters
        • Emulation Development Kit
        • Virtual JTAG Debug Interface
        • Accelerated VIP
        • QuickCycles Services
        • VirtualBridge Adapters
      • Formal and Static Verification
        • Tools
        • JasperGold Formal Verification Platform (Apps)
        • Assertion-Based Verification IP
      • FPGA-Based Prototyping
        • Tools
        • Protium S1 Desktop Prototyping Platform
        • Protium X1 Enterprise Prototyping Platform
        • SpeedBridge Adapters
      • Planning and Management
        • Tools
        • vManager Metric-Driven Signoff Platform
      • Simulation and Testbench
        • Tools
        • Xcelium Parallel Simulator
        • Incisive Enterprise Simulator
        • Incisive Functional Safety Simulator
        • Incisive Specman Elite
      • Software-Driven Verification
        • Tools
        • Perspec System Verifier
        • Indago Embedded Software Debug App
        • Virtual System Platform
      • Verification IP
        • Tools
        • Accelerated Verification IP
        • Assertion-Based VIP
        • Verification IP (VIP) Catalog
      • Flows
        • Flows
        • Verification Solution for ARM-Based Designs
        • Automotive Functional Safety
        • Metric-Driven Verification Signoff
        • Mixed-Signal Verification
        • Power-Aware Verification Methodology
    • IP
      IP Overview

      An open IP platform for you to customize your app-driven SoC design.

      More

      Tools Categories
      • Interface IP
        • IP
        • PCI Express IP
        • CCIX IP
        • USB IP
        • SerDes IP
        • Ethernet IP
        • MIPI IP
        • HD Display IP
      • Denali Memory IP
        • IP
        • NAND Flash IP
        • DDR IP
        • HBM2 IP
        • SD / SDIO / eMMC IP
        • Octal and Quad SPI Flash Controller and PHY IP
      • Tensilica Processor IP
        • IP
        • HiFi DSPs for Audio, Voice, and Speech
        • ConnX DSPs for Radar, Lidar, and Communications
        • Vision DSPs for Imaging, Vision, and AI
        • Fusion DSPs for IoT
        • DNA Processor Family for On-Device AI
        • Tensilica Customizable Processors
        • Tensilica Reference Configuration
      • Analog IP
        • IP
        • Analog IP
      • System / Peripherals IP
        • IP
        • 8051 Microprocessor IP
        • System Bus Peripherals
        • Audio Controllers
      • Verification IP
        • IP
        • Accelerated VIP
        • Assertion-Based VIP
        • Memory Models
        • Simulation VIP
        • Productivity Tools
        • Interconnect Solution
    • IC封裝設計與分析
      IC Package Design and Analysis Overview

      Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

      Overview Related Products A-Z

      Product Categories
      • IC Package Design
        • Products
        • Allegro Package Designer
        • SiP Digital Architect
      • SI/PI Analysis Integrated Solution
        • Products
        • Allegro Sigrity SI Base
        • Allegro Sigrity Power-Aware SI Option
        • Allegro Sigrity Serial Link Analysis Option
        • Allegro Sigrity Package Assessment and Extraction Option
        • Allegro Sigrity PI Base
        • Allegro Sigrity PI Signoff and Optimization Option
      • SI/PI Analysis Point Tools
        • Products
        • Sigrity PowerSI
        • Sigrity PowerDC
        • Sigrity OptimizePI
        • Sigrity System Explorer
        • Sigrity Speed2000
        • Sigrity SystemSI
        • Sigrity Broadband SPICE
        • Sigrity Transistor-to-Behavioral Model Conversion (T2B)
        • Sigrity XtractIM
        • Sigrity XcitePI Extraction
      • Cross-Platform Co-Design and Analysis
        • Products
        • OrbitIO Interconnect Designer
        • IO-SSO Analysis Suite
      • Flows
        • Flows
        • Cross-Substrate Interconnects
        • IC/Package/PCB Co-Design
        • InFO Packaging Technology
        • What's New in Sigrity Technology
        • Virtuoso System Design Platform
        • PDN Design
    • SYSTEM INNOVATION
    • 系統分析
      System Analysis Overview

      Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

      Overview Related Products A-Z

      Tool Category
      • Electromagnetic Solutions
        • Tools
        • Clarity 3D Solver
        • Sigrity XcitePI Extraction
        • Sigrity XtractIM
        • Sigrity PowerSI
      • Thermal Solutions
        • Tools
        • Celsius Thermal Solver
      • Flows
    • Embedded Software
    • PCB 設計與分析
      PCB Design and Analysis Overview

      Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

      Overview Related Products A-Z Service Bureaus PCB Resources

      Product Categories
      • Design Authoring
        • Products
        • Allegro Design Entry Capture/Capture CIS
        • Allegro Design Publisher
        • Allegro Design Authoring
        • Allegro FPGA System Planner
      • PCB Layout
        • Products
        • Allegro PCB Designer
        • OrCAD PCB Designer
      • Library and Design Data Management
        • Products
        • Allegro ECAD-MCAD Library Creator
        • Allegro EDM Solution
        • Allegro PCB Librarian
        • Allegro Pulse
      • Analog/Mixed-Signal Simulation
        • Products
        • Allegro PSpice Simulator
        • OrCAD PSpice Designer
      • SI/PI Analysis Integrated Solution
        • Products
        • Allegro Sigrity Serial Link Analysis Option
        • Allegro Sigrity SI Base
        • Allegro Sigrity PI Base
        • Allegro Sigrity Power-Aware SI Option
        • Allegro Sigrity PI Signoff and Optimization Option
      • SI/PI Analysis Point Tools
        • Products
        • Sigrity PowerSI
        • Sigrity PowerDC
        • Sigrity OptimizePI
        • Sigrity System Explorer
        • Sigrity SystemSI
        • Sigrity Speed2000
        • Sigrity Broadband SPICE
        • Sigrity Transistor-to-Behavioral Model Conversion (T2B)
        • Sigrity PowerSI 3D EM Extraction Option
      • What's New in Allegro
        • Products
        • Board Layout
        • Schematic Capture
        • Data Management
      • What's New in Sigrity
        • Products
        • Sigrity 2018 Release
        • Sigrity Tech Tips
      • Flows
        • Flows
        • Multi-Board PCB System Design
        • Product Creation
        • ECAD/MCAD Co-Design
        • Allegro Right First-Time Design
        • IO-SSO Analysis Suite
        • 3D System Design Solutions
        • PDN Design
        • LPDDR4 Complete Solutions
        • Power Aware Signal Integrity Analysis
        • Interface-Aware Approach
        • Sigrity Serial Link Analysis
    • PERVASIVE INTELLIGENCE
    • Tensilica 处理器 IP
    • AI / Machine Learning
    • spacer
    • Cadence雲端
    • 所有开发工具
  • 解决方案
    • INDUSTRIES
    • 5G 系統
    • 航太與國防
    • 車用方案
    • TECHNOLOGIES
    • 3D-IC 設計
    • 先進製程
    • Arm-Based方案
    • Cadence雲端
    • FPGA 開發
    • 低功耗方案
    • AI / Machine Learning
    • 混合訊號
    • Photonics
  • 技術服務
    • Services Overview

      Helping you meet your broader business goals.

      More

    • Design Services
    • Training
    • Methodology Services
    • Virtual Integrated Computer Aided Design (VCAD)
  • 支援與培訓
    • Support
      Support Overview

      A global customer support infrastructure with around-the-clock help.

      More Cadence Online Support Portal

      • Support Process
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

      • Computing Platform Support
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

      • Customer Support Contacts
        • 24/7 Support - Cadence Online Support

          Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.

          Visit Now

        • Software Downloads

          Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.

          Visit Now

    • spacer
    • TRAINING COURSES
    • Custom IC / Analog / RF Design
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Electrically-Aware Design
        • Featured Courses
        • High-Performance Simulation Using Spectre Simulators
        • Virtuoso Analog Design Environment
        • Quantus QRC Extraction Series
        • Spectre Accelerated Parallel Simulator
      • Infrastructure
        • Featured Courses
        • SKILL Language Programming
      • Layout Design and Verification
        • Featured Courses
        • Quantus QRC Extraction Series
        • Virtuoso Abstract Generator
        • Using Virtuoso Constraints Effectively
        • Virtuoso Layout Design Basics
      • Modeling
        • Featured Courses
        • Analog Modeling with Verilog-A
        • Mixed Signal Simulations Using AMS Designer
        • Mixed-Signal IP and Testbench Reuse
        • Virtuoso ADE Explorer Series
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • Languages and Methodologies
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Specman and UVMe
        • Featured Courses
        • Specman Advanced Training
        • Specman Fundamentals for Block-Level Environment Developers
      • Delivery Methods
    • Digital Design and Signoff
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Block and Hierarchical Implementation
        • Featured Courses
        • Innovus Implementation System (Block)
      • Equivalence Checking
        • Featured Courses
        • Conformal Low-Power Verification
        • Encounter Conformal ECO
        • Logic Equivalence Checking with Conformal EC
      • Silicon Signoff
        • Featured Courses
        • Tempus Signoff Timing Analysis and Closure
        • Voltus Power-Grid Analysis and Signoff
      • Synthesis
        • Featured Courses
        • Advanced Synthesis with Genus Stylus Common UI
        • Genus Synthesis Solution with Stylus Common UI
        • Low-Power Synthesis Flow with Genus Stylus CommonUI
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • IC Package Design and Analysis
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Cross-Platform Co-Design and Analysis
        • Featured Courses
        • SiP Layout
      • IC Package Design
        • Featured Courses
        • SiP Layout
      • SI/PI Analysis Integrated Solution
        • Featured Courses
        • Allegro Sigrity Package Assessment and Model Extraction
      • SI/PI Analysis Point Tools
        • Featured Courses
        • Allegro Sigrity Package Assessment and Model Extraction
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • PCB Design and Analysis
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Design Authoring
        • Featured Courses
        • Allegro Design Entry HDL Front-to-Back Flow
      • PCB Layout
        • Featured Courses
        • Allegro High-Speed Constraint Management
      • SI/PI Analysis Integrated Solution
        • Featured Courses
        • Sigrity PowerSI for Model Generation and Analysis
        • Sigrity PowerDC and OptimizePI
      • SI/PI Analysis Point Tools
        • Featured Courses
        • Sigrity PowerDC and OptimizePI
        • Sigrity PowerSI for Model Generation and Analysis
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • System Design and Verification
      Training Overview

      Get the most out of your investment in Cadence technologies through a wide range of training offerings.

      Overview All Courses Asia Pacific EMEANorth America

      Tools Categories
      • Formal Verification
        • Featured Courses
        • JasperGold Formal Fundamentals
      • Planning and Management
      • Simulation, Testbench and Debug
        • Featured Courses
        • Incisive Functional Safety Simulator
        • Incisive Simulation Performance Optimization
        • Indago Debug Analyzer App
        • Low-Power Simulation with IEEE Std 1801 UPF
        • Xcelium Fault Simulator
        • Xcelium Integrated Coverage
      • SystemVerilog and UVM
        • Featured Courses
        • SystemVerilog for Verification
      • Specman and UVMe
        • Featured Courses
        • Specman Advanced Training
        • Specman Fundamentals for Block-Level Environment Developers
      • Delivery Methods
        • Instructor-Led Training

          Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.

          Read more

        • Online Training

          Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.

          Read more

    • Tensilica Processor IP
  • 社群討論
    • Blogs
      Blogs

      Exchange ideas, news, technical information, and best practices.

      All Blogs

      • Breakfast Bytes
      • Cadence Academic Network
      • Cadence on the Beat
      • Custom IC Design
      • Digital Implementation
      • Functional Verification
      • IC Packaging and SiP Design
      • The India Circuit
      • Insights on Culture
      • Silicon Signoff
      • Mixed-Signal Design
      • PCB Design
      • RF Design
      • Signal and Power Integrity (PCB/IC Packaging)
      • System Design and Verification
      • Tensilica, Design IP and Verification IP
      • Whiteboard Wednesdays
      • All Blog Categories
    • Technical Forums
      Technical Forums

      The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.

      All Forums

      • Custom IC Design
      • Custom IC SKILL
      • Digital Implementation
      • Functional Verification
      • Functional Verification Shared Code
      • Hardware/Software Co-Development Verification and Integration
      • High-Level Synthesis
      • IC Packaging and SiP Design
      • Logic Design
      • Mixed-Signal Design
      • PCB Design
      • PCB SKILL
      • PCell Designer
      • RAVEL DRC Programming for IC Packaging and PCS
      • RF Design
      • All User Forums
    • General Topics Forums
      General Topics Forums

      It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.

      • Announcements
      • Feedback, Suggestions, and Questions
  • 公司
    • 關於益華

      Cadence為提供系統設計工具、軟體、IP與服務的領導廠商。

      公司概要

    • Intelligent System Design
    • 新聞中心
    • 最新活動
    • 人力資源
    • 企業文化
    • Environmental Sustainability
    • 管理團隊
    • 董事會
    • 公司治理
    • Cadence Academic Network
    • 投資者關系
    • 客戶證言
    • 聯繫我們
  • Login
  • Region
    • 美國
    • 中國
    • 日本
    • 韓國
    • 全球辦公室
  • Contact Us
Search
Menu

Share

  • Home
  •   :  
  • Company
  •   :  
  • 管理團隊

管理團隊

Lip-Bu Tan

Lip-Bu Tan

CHIEF EXECUTIVE OFFICER

READ BIO

Lip-Bu Tan has served as CEO of Cadence Design Systems, Inc. since January 2009 and has been a member of the Cadence Board of Directors since February 2004. He served as President of the company from 2009 to 2017. He also serves as chairman of Walden International, a venture capital firm he founded in 1987. Prior to founding Walden, Tan was Vice President at Chappell & Co. and held management positions at EDS Nuclear and ECHO Energy.

He is a member of The Business Council, is Chairman of the Board of SambaNova Systems, Inc, and serves on the board of directors of Hewlett Packard Enterprise Co., Schneider Electric, and Green Hills Software, as well as on the boards of the Electronic System Design Alliance (ESD Alliance) and the Global Semiconductor Association (GSA). He also serves on the Board of Trustees and the School of Engineering Dean’s Council at Carnegie Mellon University (CMU). Tan was the recipient of the 2016 GSA Morris Chang Exemplary Leadership Award.

Tan received a BS from Nanyang University in Singapore, an MS in nuclear engineering from the Massachusetts Institute of Technology, and an MBA from the University of San Francisco.

Executive Team

Lip-Bu Tan

Lip-Bu Tan

CHIEF EXECUTIVE OFFICER

Lip-Bu Tan has served as CEO of Cadence Design Systems, Inc. since January 2009 and has been a member of the Cadence Board of Directors since February 2004. He served as President of the company from 2009 to 2017. He also serves as chairman of Walden International, a venture capital firm he founded in 1987. Prior to founding Walden, Tan was Vice President at Chappell & Co. and held management positions at EDS Nuclear and ECHO Energy.

He is a member of The Business Council, is Chairman of the Board of SambaNova Systems, Inc, and serves on the board of directors of Hewlett Packard Enterprise Co., Schneider Electric, and Green Hills Software, as well as on the boards of the Electronic System Design Alliance (ESD Alliance) and the Global Semiconductor Association (GSA). He also serves on the Board of Trustees and the School of Engineering Dean’s Council at Carnegie Mellon University (CMU). Tan was the recipient of the 2016 GSA Morris Chang Exemplary Leadership Award.

Tan received a BS from Nanyang University in Singapore, an MS in nuclear engineering from the Massachusetts Institute of Technology, and an MBA from the University of San Francisco.

DOWNLOAD HIGH-RES PHOTO

Anirudh Devgan, PhD

Anirudh Devgan, PhD

PRESIDENT

READ BIO

Anirudh Devgan has served as President of Cadence since 2018, overseeing strategy, all research and development for tool and flows, marketing, and mergers and acquisitions. Prior to 2018 he was Executive Vice President and General Manager of the Digital & Signoff and System & Verification groups.

Prior to joining Cadence in 2012, Devgan was General Manager and Corporate Vice President of the Custom Design Business Unit at Magma Design Automation. Previous roles include management and technical positions at IBM, where he received numerous awards including the IBM Outstanding Innovation Award. Devgan is an IEEE Fellow, has written numerous research papers, and holds several patents.

Devgan received a Bachelor of Technology degree in electrical engineering from the Indian Institute of Technology, Delhi, and MS and PhD degrees in electrical and computer engineering from Carnegie Mellon University.

DOWNLOAD HIGH-RES PHOTO 

Executive Team

Anirudh Devgan, PhD

Anirudh Devgan, PhD

PRESIDENT

Anirudh Devgan has served as President of Cadence since 2018, overseeing strategy, all research and development for tool and flows, marketing, and mergers and acquisitions. Prior to 2018 he was Executive Vice President and General Manager of the Digital & Signoff and System & Verification groups.

Prior to joining Cadence in 2012, Devgan was General Manager and Corporate Vice President of the Custom Design Business Unit at Magma Design Automation. Previous roles include management and technical positions at IBM, where he received numerous awards including the IBM Outstanding Innovation Award. Devgan is an IEEE Fellow, has written numerous research papers, and holds several patents.

Devgan received a Bachelor of Technology degree in electrical engineering from the Indian Institute of Technology, Delhi, and MS and PhD degrees in electrical and computer engineering from Carnegie Mellon University.

DOWNLOAD HIGH-RES PHOTO

Tom Beckley

Tom Beckley

SENIOR VICE PRESIDENT AND GENERAL MANAGER, CUSTOM IC & PCB GROUP

READ BIO

Tom Beckley has served as Senior Vice President and General Manager of the Custom IC and PCB Group (CPG) since 2018, including responsibilities for IC Packaging and System Analysis. Since his joining Cadence in 2004, the group has commercialized multiple next-generation design technologies in analog, mixed-signal, RF, photonics, and wafer-level advanced packaging, and expanded into system analysis and circuit verification.

Beckley joined Cadence via the acquisition of Neolinear, a technology spin-out of Carnegie Mellon University, where he served as President and CEO. Prior to Neolinear, Beckley was head of the Systems Division at Avant! Corporation, President and CEO of Xynetix, and held engineering and management positions at Harris Corporation and General Motors.

Beckley received his BS in mathematics and physics from Kalamazoo College and an MBA from Vanderbilt University.

Executive Team

Tom Beckley

Tom Beckley

SENIOR VICE PRESIDENT AND GENERAL MANAGER, CUSTOM IC & PCB GROUP

Tom Beckley has served as Senior Vice President and General Manager of the Custom IC and PCB Group (CPG) since 2018, including responsibilities for IC Packaging and System Analysis. Since his joining Cadence in 2004, the group has commercialized multiple next-generation design technologies in analog, mixed-signal, RF, photonics, and wafer-level advanced packaging, and expanded into system analysis and circuit verification.

Beckley joined Cadence via the acquisition of Neolinear, a technology spin-out of Carnegie Mellon University, where he served as President and CEO. Prior to Neolinear, Beckley was head of the Systems Division at Avant! Corporation, President and CEO of Xynetix, and held engineering and management positions at Harris Corporation and General Motors.

Beckley received his BS in mathematics and physics from Kalamazoo College and an MBA from Vanderbilt University.

DOWNLOAD HIGH-RES PHOTO

Jim Cowie

Jim Cowie

SENIOR VICE PRESIDENT, GENERAL COUNSEL AND SECRETARY

READ BIO

Jim Cowie has served as Senior Vice President, General Counsel, and Corporate Secretary at Cadence since 2008. Cowie is responsible for Cadence worldwide legal operations, covering matters such as commercial transactions, corporate governance, corporate social responsibility, employment, export compliance, government affairs, intellectual property, litigation, mergers and acquisitions, and stock administration activities. Under his leadership, the legal and compliance organization deploys professionals in the U.S., China, Europe, and Japan. Previously, he served as Corporate Vice President – Business Development and Associate General Counsel, a role in which he was responsible for the execution of Cadence's acquisitions, divestitures, and other strategic transactions as well as being the company's lead lawyer for corporate and securities matters.

Prior to joining Cadence in 2000, Cowie was counsel for several divisions of National Data Corporation, a provider of health information services and electronic commerce solutions. Prior to that, he was an associate at Troutman Sanders LLP in Atlanta.

Cowie received his AB in economics, magna cum laude, from Duke University and his Juris Doctor degree from Stanford Law School. Before law school, he served four years of active duty in the United States Navy, the last three years aboard the aircraft carrier USS Kitty Hawk, leaving active service as a Lieutenant.

Executive Team

Jim Cowie

Jim Cowie

SENIOR VICE PRESIDENT, GENERAL COUNSEL AND SECRETARY

Jim Cowie has served as Senior Vice President, General Counsel, and Corporate Secretary at Cadence since 2008. Cowie is responsible for Cadence worldwide legal operations, covering matters such as commercial transactions, corporate governance, corporate social responsibility, employment, export compliance, government affairs, intellectual property, litigation, mergers and acquisitions, and stock administration activities. Under his leadership, the legal and compliance organization deploys professionals in the U.S., China, Europe, and Japan. Previously, he served as Corporate Vice President – Business Development and Associate General Counsel, a role in which he was responsible for the execution of Cadence's acquisitions, divestitures, and other strategic transactions as well as being the company's lead lawyer for corporate and securities matters.

Prior to joining Cadence in 2000, Cowie was counsel for several divisions of National Data Corporation, a provider of health information services and electronic commerce solutions. Prior to that, he was an associate at Troutman Sanders LLP in Atlanta.

Cowie received his AB in economics, magna cum laude, from Duke University and his Juris Doctor degree from Stanford Law School. Before law school, he served four years of active duty in the United States Navy, the last three years aboard the aircraft carrier USS Kitty Hawk, leaving active service as a Lieutenant.

DOWNLOAD HIGH-RES PHOTO

Tina Jones

Tina Jones

SENIOR VICE PRESIDENT, GLOBAL HUMAN RESOURCES

READ BIO

Tina Jones has served as Senior Vice President of Global Human Resources since 2007, leading the team and operations around the world. Jones previously served as Vice President and Associate General Counsel. In that position, she advised the company on employment-related issues, policies, and practices, and oversaw litigation ranging from intellectual property and securities matters to commercial disputes.

Prior to joining Cadence in 2003, Jones was a litigator and employment counselor with Gibson, Dunn & Crutcher LLP.

Jones received her BA in political science from Stanford University and her Juris Doctor degree from UCLA Law School, where she served as an editor on the UCLA Law Review. Jones then clerked on the US Court of Appeals for the Tenth Circuit.

DOWNLOAD HIGH-RES PHOTO 

Executive Team

Tina Jones

Tina Jones

SENIOR VICE PRESIDENT, GLOBAL HUMAN RESOURCES

Tina Jones has served as Senior Vice President of Global Human Resources since 2007, leading the team and operations around the world. Jones previously served as Vice President and Associate General Counsel. In that position, she advised the company on employment-related issues, policies, and practices, and oversaw litigation ranging from intellectual property and securities matters to commercial disputes.

Prior to joining Cadence in 2003, Jones was a litigator and employment counselor with Gibson, Dunn & Crutcher LLP.

Jones received her BA in political science from Stanford University and her Juris Doctor degree from UCLA Law School, where she served as an editor on the UCLA Law Review. Jones then clerked on the US Court of Appeals for the Tenth Circuit.

DOWNLOAD HIGH-RES PHOTO

Neil Kole

Neil Kole

SENIOR VICE PRESIDENT AND CHIEF INFORMATION OFFICER

READ BIO

Neil Kole has served as Senior Vice President and Chief Information Officer (CIO) since 2014, leading the company’s global Information Technology organization. He is responsible for cloud strategy product development, information security, engineering infrastructure, enterprise applications, and IT operations and support.

Prior to joining Cadence in 2014, Kole served as Vice President of IT at Informatica. Before Informatica, he held senior-level IT roles at VMware, Intuit, and Symantec. He has 20+ years of expertise across a variety of IT functions, including support of engineering, security initiatives, network/IT infrastructure, and applications.

Kole holds a BS in information systems management from the University of San Francisco.

Executive Team

Neil Kole

Neil Kole

SENIOR VICE PRESIDENT AND CHIEF INFORMATION OFFICER

Neil Kole has served as Senior Vice President and Chief Information Officer (CIO) since 2014, leading the company’s global Information Technology organization. He is responsible for cloud strategy product development, information security, engineering infrastructure, enterprise applications, and IT operations and support.

Prior to joining Cadence in 2014, Kole served as Vice President of IT at Informatica. Before Informatica, he held senior-level IT roles at VMware, Intuit, and Symantec. He has 20+ years of expertise across a variety of IT functions, including support of engineering, security initiatives, network/IT infrastructure, and applications.

Kole holds a BS in information systems management from the University of San Francisco.

DOWNLOAD HIGH-RES PHOTO

Babu Mandava

Babu Mandava

SENIOR VICE PRESIDENT AND GENERAL MANAGER, IP GROUP

READ BIO

Babu Mandava has served as Senior Vice President and General Manager of the IP Group (IPG) since 2017. His primary focus is to expand the Cadence IP business, a strategically important market segment that includes all SerDes, memory, and other interface IP development, and Tensilica DSPs and processors.

Prior to joining Cadence in 2017, Mandava was co-founder and CEO of Beceem Communications, Inc., which was acquired by Broadcom in 2010. At Broadcom, he served as VP of Engineering where he led the team that developed Broadcom’s first LTE multi-mode baseband chipset. Prior to Beceem, he was co-founder of Centillium Communications, Inc., where he served in engineering and general manager roles of increasing responsibility, and CEO of Ineda Systems, a startup developing low-power SoCs for consumer applications.

Mandava holds a Bachelor of Technology degree in electronics and communication engineering from the Regional Engineering College in Tiruchirapalli, India and a Master of Technology degree in electrical engineering and computer science from the Indian Institute of Technology in Kanpur, India.

Executive Team

Babu Mandava

Babu Mandava

SENIOR VICE PRESIDENT AND GENERAL MANAGER, IP GROUP

Babu Mandava has served as Senior Vice President and General Manager of the IP Group (IPG) since 2017. His primary focus is to expand the Cadence IP business, a strategically important market segment that includes all SerDes, memory, and other interface IP development, and Tensilica DSPs and processors.

Prior to joining Cadence in 2017, Mandava was co-founder and CEO of Beceem Communications, Inc., which was acquired by Broadcom in 2010. At Broadcom, he served as VP of Engineering where he led the team that developed Broadcom’s first LTE multi-mode baseband chipset. Prior to Beceem, he was co-founder of Centillium Communications, Inc., where he served in engineering and general manager roles of increasing responsibility, and CEO of Ineda Systems, a startup developing low-power SoCs for consumer applications.

Mandava holds a Bachelor of Technology degree in electronics and communication engineering from the Regional Engineering College in Tiruchirapalli, India and a Master of Technology degree in electrical engineering and computer science from the Indian Institute of Technology in Kanpur, India.

DOWNLOAD HIGH-RES PHOTO

Nimish Modi

Nimish Modi

SENIOR VICE PRESIDENT, MARKETING & BUSINESS DEVELOPMENT

READ BIO

Nimish Modi has served as Senior Vice President of Marketing & Business Development (MBD) since 2013. In this role, he is responsible for corporate and strategic marketing, corporate strategy, industry standards, cloud product offerings, and new business development, including M&A. Prior to this role, he was Senior Vice President of research and development for the System & Software Realization Group at Cadence where he had responsibility for products and solutions in the areas of systems design and verification, package and board design, hardware/software co-development and verification, and SoC integration and verification.

Prior to joining Cadence in 2006, Modi spent 18 years at Intel Corporation, where he was most recently a vice president in the Enterprise Platforms Group with responsibility for the company’s server CPU development.

Modi holds a BE in electrical engineering from the University of Bombay and a MS degree in computer engineering from Virginia Tech.

Executive Team

Nimish Modi

Nimish Modi

SENIOR VICE PRESIDENT, MARKETING & BUSINESS DEVELOPMENT

Nimish Modi has served as Senior Vice President of Marketing & Business Development (MBD) since 2013. In this role, he is responsible for corporate and strategic marketing, corporate strategy, industry standards, cloud product offerings, and new business development, including M&A. Prior to this role, he was Senior Vice President of research and development for the System & Software Realization Group at Cadence where he had responsibility for products and solutions in the areas of systems design and verification, package and board design, hardware/software co-development and verification, and SoC integration and verification.

Prior to joining Cadence in 2006, Modi spent 18 years at Intel Corporation, where he was most recently a vice president in the Enterprise Platforms Group with responsibility for the company’s server CPU development.

Modi holds a BE in electrical engineering from the University of Bombay and a MS degree in computer engineering from Virginia Tech.

DOWNLOAD HIGH-RES PHOTO

Chin-Chi Teng, PhD

Chin-Chi Teng

SENIOR VICE PRESIDENT AND GENERAL MANAGER, DIGITAL & SIGNOFF GROUP

READ BIO

Chin-Chi Teng has served as Senior Vice President and General Manager of the Digital and Signoff Group (DSG) since 2018. Prior to this role, Teng held senior leadership positions in research and development in digital implementation.

Teng joined Cadence in 2002 via the acquisition of Silicon Perspective Corporation and subsequently led various research and development groups. He brought deep technical knowledge and more than 20 years of industry and academic experience to his role as leader of the IC Digital group.

Teng holds a BS in electrical engineering from the National Taiwan University and an MS and PhD in electrical and computer engineering from the University of Illinois at Urbana-Champaign. He holds seven patents, and has written many EDA papers, several deep learning papers, and a book, Electrothermal Analysis of VLSI Systems.

Executive Team

Chin-Chi Teng

Chin-Chi Teng

SENIOR VICE PRESIDENT AND GENERAL MANAGER, DIGITAL & SIGNOFF GROUP

Chin-Chi Teng has served as Senior Vice President and General Manager of the Digital and Signoff Group (DSG) since 2018. Prior to this role, Teng held senior leadership positions in research and development in digital implementation.

Teng joined Cadence in 2002 via the acquisition of Silicon Perspective Corporation and subsequently led various research and development groups. He brought deep technical knowledge and more than 20 years of industry and academic experience to his role as leader of the IC Digital group.

Teng holds a BS in electrical engineering from the National Taiwan University and an MS and PhD in electrical and computer engineering from the University of Illinois at Urbana-Champaign. He holds seven patents, and has written many EDA papers, several deep learning papers, and a book, Electrothermal Analysis of VLSI Systems.

DOWNLOAD HIGH-RES PHOTO

John Wall

John Wall

SENIOR VICE PRESIDENT AND CHIEF FINANCIAL OFFICER

READ BIO

John Wall has served as Senior Vice President and Chief Financial Officer (CFO) since 2017. He is responsible for the company’s overall finance, tax, and accounting functions, as well as business operations, enterprise data and analytics, investor relations, and global strategic sourcing. Wall also leads the Real Estate and Workplace organization, which manages over 50 Cadence sites worldwide.

Wall previously served as Corporate Controller and in other positions for more than 20 years, starting in our Dublin, Ireland office before moving to our San Jose Headquarters in 2015. At the beginning of his tenure with Cadence, Wall implemented the company’s international corporate structure, and was instrumental in the creation of several of the company’s sales models and its transition to a recurring revenue model.

Wall is a Fellow of the Association of Chartered Certified Accountants and holds an NCBS from the Institute of Technology, Tralee in Ireland.

Executive Team

John Wall

John Wall

SENIOR VICE PRESIDENT AND CHIEF FINANCIAL OFFICER

John Wall has served as Senior Vice President and Chief Financial Officer (CFO) since 2017. He is responsible for the company’s overall finance, tax, and accounting functions, as well as business operations, enterprise data and analytics, investor relations, and global strategic sourcing. Wall also leads the Real Estate and Workplace organization, which manages over 50 Cadence sites worldwide.

Wall previously served as Corporate Controller and in other positions for more than 20 years, starting in our Dublin, Ireland office before moving to our San Jose Headquarters in 2015. At the beginning of his tenure with Cadence, Wall implemented the company’s international corporate structure, and was instrumental in the creation of several of the company’s sales models and its transition to a recurring revenue model.

Wall is a Fellow of the Association of Chartered Certified Accountants and holds an NCBS from the Institute of Technology, Tralee in Ireland.

DOWNLOAD HIGH-RES PHOTO

Neil Zaman

Neil Zaman

SENIOR VICE PRESIDENT, WORLDWIDE FIELD OPERATIONS

READ BIO

Neil Zaman has served as Senior Vice President of Worldwide Field Operations (WFO) since 2015. As head of WFO, Zaman is responsible for the Sales, Services, Field Engineering, and Customer Support teams that manage customer relationships around the world, driving customer success via the Cadence Intelligent System Design strategy. Prior to this role, he held various leadership positions in WFO, driving initiatives to strengthen the company’s relationship and grow business with the top North American strategic accounts.

Prior to joining Cadence in 1999, Zaman held key positions at Phoenix Technologies and IBM.

Zaman attended SUNY Stony Brook and then California State University, Hayward, where he earned his BSc in finance.

Executive Team

Neil Zaman

Neil Zaman

SENIOR VICE PRESIDENT, WORLDWIDE FIELD OPERATIONS

Neil Zaman has served as Senior Vice President of Worldwide Field Operations (WFO) since 2015. As head of WFO, Zaman is responsible for the Sales, Services, Field Engineering, and Customer Support teams that manage customer relationships around the world, driving customer success via the Cadence Intelligent System Design strategy. Prior to this role, he held various leadership positions in WFO, driving initiatives to strengthen the company’s relationship and grow business with the top North American strategic accounts.

Prior to joining Cadence in 1999, Zaman held key positions at Phoenix Technologies and IBM.

Zaman attended SUNY Stony Brook and then California State University, Hayward, where he earned his BSc in finance.

DOWNLOAD HIGH-RES PHOTO

  • Products
  • Verification
    Digital Design and Signoff
    Custom IC
    IC Package
    PCB Design
    All Products
  • IP
  • Tensilica Processors
    Interface IP
    Denali Memory IP
    Analog IP
    Systems/Peripheral IP
    Verification IP
  • Support
  • Online Support
    Training
    Software Downloads
    Resource Library
  • News
  • Press Releases
    Newsroom
    Blogs
    Forums
  • Company
  • Cadence Overview
    Investor Relations
    Alliances
    Executive Team
    Events
    Careers
    Cadence Academic Network
A Great Place to Do Great Work!

Fifth year on the FORTUNE 100 list

Our Culture
Join the Team
  • Contact Us
  • General Inquiry
    Customer Support
    Media Relations
    Global Office Locator
Subscribe to Monthly Newsletter

Email *

Please confirm to enroll for subscription!

Thank you for subscribing. You will get an email to confirm your subscription.

  • Terms of Use
  • Privacy Policy
  • US Trademarks
  • © 2019 Cadence Design Systems, Inc. All Rights Reserved.

Connect with Us