- Home
- :
- Training
- :
- All Courses
- :
- Allegro Design Workbench for Librarians
Allegro Design Workbench for Librarians
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
Length: 2 days (16 Hours)
Course Description
This course begins with a brief overview of Allegro® Design Workbench products. You first create a new library project using the project wizard. Then you create new parts, new schematic models, and new footprint models. You also copy a part to create a new one, and update a part in an ECO flow.
Learning Objectives
After completing this course, you will be able to:
- Create a project using the Allegro Design Workbench
- Search for parts using the Component Browser
- Use the Explorer to view part status
- Enter and verify model data
- Use the model data checkin and checkout process
- Change the model data and verify the change
Software Used in This Course
- Allegro PCB Library Workbench -XL
Software Release(s)
- SPB 16.6QIR7, ADW 16.6QIR7
Course Agenda
Day 1
- Create a project using the Allegro Design Workbench.
- Search for parts using the Component Browser.
- Use the Explorer to view part status.
- Enter and verify model data.
- Explore the model-data checkin process.
Day 2
- Perform model-data checkout.
- Change the model-data and verify the change.
- Perform a model-data checkin.
- Copy a schematic model to create a similar schematic model.
- Copy a footprint model to create a similar footprint model.
- Copy a part to create a similar part.
- Perform bulk editing.
- Delete parts and models.
- Create several parts from a “datasheet.”
Audience
- PCB Library Developers
Prerequisites
You must have completed the following course:
Related Courses
Allegro Design Workbench for Engineers and Designers
Click here to view course learning maps, and here for complete course catalogs.
Course ID: 86088
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus