- Home
- :
- Training
- :
- All Courses
- :
- Allegro Design Entry HDL Basics
Allegro Design Entry HDL Basics
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
17.4-2019QIR1 | Online | ENROLL |
17.2-2016 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 1 day (8 Hours)
Course Description
This course introduces you to Allegro® Design Entry HDL. In this course, you learn how to build basic schematic library parts using the Part Developer. You also create a flat, multi-sheet schematic design.
Learning Objectives
After completing this course, you will be able to:
- Set up a Library Project
- Create basic schematic parts using the Part Developer
- Set up a Design Project
- Create a flat, multi-sheet schematic
- Copy pages from other designs
- Assign reference designators and generate a netlist for the Allegro PCB Editor
- Check the schematic for errors
- Cross-reference multi-sheet nets
- Generate a bill of materials
- Copy an existing project and perform engineering changes
Software Used in This Course
- Allegro Design Authoring PS2000
- Allegro PCB Librarian PX3500
Software Release(s)
SPB174
Modules in this Course
- Setting Up a Library Project
- The Symbol View
- The Chips View
- The Part Table View
- Testing the Part
- More Part Building
- Setting Up a Design Project
- Design Entry and Packaging
- Engineering Changes
Audience
- This course is for anyone who needs to draw schematics using Allegro Design Entry HDL. If you are using the Allegro Design Entry CIS or the OrCAD® Capture tool, then see the Allegro Design Entry Capture (OrCAD Capture) course instead.
Prerequisites
This course has no prerequisites.
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus

"Even having already some experience, the course has been really helpful."
Alvaro Nussbaum, u-blox

"I came here with no knowledge about this software, and now I have the basic knowledge to start using it professionally. Great!"
David Alonso, Magneti Marelli

"This was a great class that gave me a good understanding of the workflow for designing a board."
David Swartzendruber, Spacelabs Healthcare

„Very good presentation, well elaborated lab classes, good small classes: I would enroll again.”
Michael Kurzmann, Intel

“A very worthwhile and nicely presented training course.”
Anastasios Zographos, u-blox

“Allegro is a complex software and this training is very useful”
Christian Badard, STMicroelectronics

"A good and important course for me."
Karl Klug, RUAG Space

"Very positive impression, very friendly supportive staff, good concept, ideal environment."
Elmar Jung, Valeo Switches and Detection Systems