Overview

Best-in-class CCIX Verification IP (VIP) for your IP, SoC, and system-level design testing.

Cadence provides a mature and comprehensive Verification IP (VIP) for the CCIX specification which is an open standard for a new class of server products that addresses the challenging performance and latency requirements in the growing data center market. Incorporating the latest protocol updates, the Cadence® Verification IP for CCIX provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Cadence provides a solution for interconnect verification that supports the verification of coherent interconnect. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for CCIX helps you reduce time to test, accelerate verification closure, and ensure end-product quality.

The CCIX VIP showcases Cadence’s pioneering efforts in the enterprise data center market by being the first to announce a VIP-DIP solution. With early customer engagements prior to specification ratification and joint collaboration with Cadence DIP, this VIP allows customers to leverage our expertise in PCIe and cache coherency from the verification and design spectrum.

Built on top of known and proven PCIe and AMBA verification solutions, the CCIX VIP runs on all major simulators and supports SystemVerilog and e verification languages along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported specification: The Protocol Layer of CCIX 1.0, 1.1, and 2.0 specifications.

CCIX diagram

Product Highlights

  • Supports seamless integration in SystemVerilog, UVM, OVM, e and SystemC verification environments
  • Comprehensive and complete checking and coverage models
  • Generates constrained-random bus traffic with predefined error injection
  • Callbacks access at multiple TX and RX queue points for scoreboarding and data manipulation
  • Embedded memory and cache models which are settable and accessible via backdoor
  • Packet tracker creation for easy debugging
  • Seamless integration with System Verification Scoreboard (SVD)

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

CCIX Protocol Layer
  • Fully models the CCIX Protocol Layer

CCIX Transport Layer
  • Should be used in conjunction with either CXS or PCIe VIP which model the Transport Layer

TX and RX Channels
  • TX and RX channels simultaneously

Snoop Filter
  • Snoop filter functionality and API at HA agent

Snoop Broadcast
  • Supports snoop broadcast

SA Memory Expansion
  • Supports SA memory expansion

PCIe Header Support
  • PCIe Optimized and Standard Headers

Protocol Credit Control
  • Full control over protocol credits

Dedicated VC
  • Dedicated VC for CCIX traffic that can be configured to
  • Send/Receive vendor-defined messages with CCIX payload
  • Send/Receive CCIX Optimized TLP

Packet Mode (Legacy)
  • Variable packet size used for packing and transmitting messages

Container Mode
  • Packing of messages into 64B containers and passing them to lower layer

Increased Message Credits for CCIX 2.0
  • Increased the number of credits from 2 to 64 for eafurther information.

仿真测试集合

VIP 附带一个场景测试集合，可轻松评估和部署 VIP

如需更多信息请联系我们

掌握您的工具

教程、文件和当地专家

Cadence 在线支持

通过在线培训、VIP门户、应用笔记和故障排除文章提高您使用Cadence验证IP的效率

了解更多
Related Products
System VIP

Cadence® System-Level Verification IP (System VIP) takes Cadence’s market leadership in IP-level verification automation and brings it to the chip level. It consists of a suite of tools and libraries, each working seamlessly with Cadence’s simulation, emulation, and prototyping engines.

Learn More
Design IP

Silicon-proven Advanced Memory interface IP and industry-leading PCIe and High Speed SerDes IP in leading edge foundry processes

Learn More
Xcelium Logic Simulation

Cadence® Xcelium™ Logic Simulation provides best-in-class core engine performance for SystemVerilog, VHDL, SystemC®, e, UVM, mixed signal, low power, and X-propagation. It leverages single-core and multi-core simulation technology for best individual test performance and machine learning-optimized regression technology for the best regression throughput.

Learn More
Palladium Emulation

Cadence® Palladium® emulation platform provides early software development, hardware/software verification and debug, and in circuit emulation. It provides the highest debug productivity early in the design cycle when the RTL is still changing.

Learn More