Overview

Bluetooth Verification IP for your IP, SoC, and system-level design testing.

Cadence Bluetooth Verification IP (VIP) is a part of the Cadence® wireless Verification IP portfolio. The Bluetooth VIP is compliant with the latest protocol updates for the Bluetooth 5.0 specification and supports functional models for HCI, LE Controllers and PHY. UART, USB or custom interface can be used as the transport layer for HCI. Bluetooth VIP can be used for verifying controller, PHY and Host independently or any valid combination of these blocks. It is targeted to support both Intellectual Property (IP) and System-On-Chip (SOC) verification needs, helping engineers to reduce time to first test, accelerate verification closure, and ensures end-product quality. The Bluetooth VIP is compatible with the industry-standard Universal Verification Methodology (UVM) and runs on all the leading simulators. Unlike other "wired" protocols, Bluetooth is wireless and a wireless channel model is provided to simulate this medium.

Supported specifications: Bluetooth specification versions 4.2 and 5.0.

Bluetooth diagram

Product Highlights

  • Support testbench language interfaces for SystemVerilog, UVM, OVM, e, and SystemC
  • Generates constrained-random bus traffic with predefined error injection
  • Mimicking multiple devices, each configured to different profiles, simultaneously that can dynamically connect/disconnect to create scatter-net network

  • Callbacks access at multiple TX and RX queue points for scoreboarding and data manipulation

  • Monitors, checks, and collect coverage on bus traffic from HCI and Controller
  • Full compliance with Bluetooth Test Specification provided by Bluetooth SIG (Host Controller Interface, Link layer, etc.)

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

Advertiser
  • High Duty, Low Duty, Directed, Undirected, Connectable, Non-connectable Advertisement

Scanner/Initiator
  • Active/Passive Scanning

Control Procedures
  • Support all Control Procedures, like
  • Connection Update and PHY Update

LE Encryption
  • Counter with Cipher Block Chaining-Message Authentication Code (CCM) Mode

LL Privacy
  • Generation of Resolvable Private Address.

Host Controller Interface
  • LE HCI commands/events/data fully supported.

HCI Transport Layer
  • UART/USB/User-Defined protocol as a HCI transport layer

2 Mbps LE
  • 2 Mbps/s packets transmission and reception capability

LE Long Range
  • Configurable Coded PHY for FEC (2-Block) with S=2/S=8

LE Advertising Extensions
  • Advertisement/Connection on Primary/Secondary Channels using EXT/AUX PDUs, Periodic Advertisement

LE Channel Selection Algorithm#2
  • Counter based Channel Selection Algorithm for Secondary Channels

PHY
  • Full functional PHY (1M/2M/Coded) verification
  • GFSK Modulation-Demodulation
  • Direct test mode MSCs

PHY Adaptor
  • Connects Txd with appropriate Rxd based on RF Channel  
  • Phy Adaptor supports multiple device connections to create scatter-net network
  • Mimics Collision scenarios

仿真测试套件

广泛的测试集合、覆盖率模型和验证计划，与规范有明确的联系，可进行简单而快速的符合性测试。

TripleCheck Test Suite

掌握您的工具

教程、文件和当地专家

Cadence 在线支持

通过在线培训、VIP门户、应用笔记和故障排除文章提高您使用Cadence验证IP的效率

了解更多
Related Products
System VIP

Cadence® System-Level Verification IP (System VIP) takes Cadence’s market leadership in IP-level verification automation and brings it to the chip level. It consists of a suite of tools and libraries, each working seamlessly with Cadence’s simulation, emulation, and prototyping engines.

Learn More
Design IP

Silicon-proven Advanced Memory interface IP and industry-leading PCIe and High Speed SerDes IP in leading edge foundry processes

Learn More
Xcelium Logic Simulation

Cadence® Xcelium™ Logic Simulation provides best-in-class core engine performance for SystemVerilog, VHDL, SystemC®, e, UVM, mixed signal, low power, and X-propagation. It leverages single-core and multi-core simulation technology for best individual test performance and machine learning-optimized regression technology for the best regression throughput.

Learn More
Palladium Emulation

Cadence® Palladium® emulation platform provides early software development, hardware/software verification and debug, and in circuit emulation. It provides the highest debug productivity early in the design cycle when the RTL is still changing.

Learn More