Overview
Best in class MIPI® SLIMbus Verification IP for your IP, SoC, and system-level design testing.
Cadence provides a mature and comprehensive Verification IP (VIP) for the SLIMbus protocol, which is part of the MIPI family. Incorporating the latest protocol updates, the SLIMbus VIP provides a complete bus functional model (BFM), integrated automatic protocol checks, coverage model, and compliance tests. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, Cadence SLIMbus VIP helps you reduce time to test, accelerate verification closure, and ensure end-product quality. Our VIP runs on all major simulators and supports SystemVerilog and e verification languages along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).
Supported Specifications: MIPI SLIMbus Specification version 1.3 and version 2.0.

Product Highlights
Key Features
The following table describes key features from the specifications that are implemented in the VIP:
Feature Name |
Description |
---|---|
Segment distribution |
|
Multichannel stream |
|
Multiline operation |
|
Transmits and receives all message types |
|
Transport protocols |
|
仿真测试集合
VIP 附带一个场景测试集合,可轻松评估和部署 VIP
如需更多信息请联系我们