Best-in-class MIPI® DBI-2sm Verification IP for your IP, SoC, and system-level design testing.

Incorporating the latest protocol updates, the mature and comprehensive Cadence® Verification IP (VIP) for MIPI® DBI-2sm Protocols provides a complete bus functional model (BFM), and integrated automatic protocol checks. DBI VIP is used with DSI VIP. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for DBI helps you reduce time to test, accelerate verification closure, and ensure end-product quality. Our VIP for DBI runs on all major simulators and supports SystemVerilog verification language along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported specification: MIPI DBI v2.0.

MIPI DBI diagram

Product Highlights

  • Generates constrained-random bus traffic
  • Support testbench language interfaces for SystemVerilog, UVM, OVM, e, and SystemC
  • UVM configuration: The user can configure the VIP agent using the UVM config class

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

Configuration/Data

  • Supports protocol checks of signal timings

Data

  • Supports a variety of callbacks for better control and monitor functions
PHY Interfaces
  • Type A configuration (8,9,16 bits of data bus width)
  • Type B configuration (8,9,16 bits of data bus width)
  • Type C option

Physical Layer

  • Supports all signals timing per interface configuration

Transmitter and Receiver

  • Drives or monitors all commands from the Display Command Set (DCS)

仿真测试集合

VIP 附带一个场景测试集合,可轻松评估和部署 VIP

如需更多信息请联系我们

掌握您的工具

教程、文件和当地专家

Cadence 在线支持

通过在线培训、VIP门户、应用笔记和故障排除文章提高您使用Cadence验证IP的效率