Overview

Gold standard for JEDEC® LPDDR5 memory device for your IP, SoC, and system-level design verification.

In production since 2015 on dozens of production designs.

This Cadence® Verification IP (VIP) provides support for the JEDEC® DDR5 SDRAM Unbuffered, Registered, and Load-Reduced DIMM Design Specification, the DDR5 UDIMM/RDIMM/LRDIMM standard. It provides a mature, highly capable compliance verification solution that supports simulation and formal analysis, making it applicable to intellectual property (IP), system-on-chip (SoC), and system-level verification. The Memory Model VIP for DDR5 LRDIMM is compatible with the industry-standard Universal Verification Methodology (UVM), runs on all leading simulators, and leverages the industry-standard Cadence Memory Model core architecture, interface, and use model.

DDR5 LRDIMM is the next-generation DIMM specification with improvements in the areas of speed, configurability, reliability, and power saving. It supports speeds up to 4800 speed grade. With redefined Control Word Write, DRAM Mode register write interface, and with new control word settings like programmable latencies and encoded quad modes, it is more flexible. Guarding of the command forwarded to DRAMs and the RCD Control word writes with optional parity checking and detailed specification for different ways of recovery in the case of parity errors makes this more reliable.

Supported specifications: JEDEC DDR5 SDRAM Rev 1.01, JEDEC DDR5RCD01 and JEDEC DDR5DB01.

DDR5 LRDIMM

Product Highlights

  • Thousands of protocol and timing checkers to easily catch design bugs
  • Multiple predefined configurations based on specific memory vendors' part numbers, datasheets, or generic JEDEC definitions available on ememory.com
  • Transaction and memory callbacks for all protocol, model states, and device memory events
  • Ability to optionally skip initializations or dynamically change configuration parameters
  • Packet tracker creation for easy debugging
  • Extensive functional coverage in SystemVerilog
  • Integrated with the DFI DDR5 solution for IP level verification
  • Support testbench language interfaces for SystemVerilog, UVM, OVM, and SystemC

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

DIMM Types
  • DDR5 UDIMM, RDIMM, and LRDIMM

Size
  • 32Gb, 64Gb, and 128Gb

Speed
  • 3200, 3600, 4000, 4400, and 4800

DRAMs
  • x4 and x8

DIMM Configuration Support
  • Supports up to 2ranks and dual independent channels

Configurable DIMM Topology
  • Number of ranks and components with and the overall interconnect between DIMM, RCD, and DRAM are configurable using SOMAs

DRAM Features
  • Supports all DDR5 SDRAM features as stated in DDR5 MM product page

Training
  • QCSTM Training

Core RCD Forwarding Logic
  • All DRAM commands

ECC Checks Bits
  • Optional DRAM instantiation for checks bits

RCD Data Rate
  • Supports DDR, SDR1, and SDR2 modes

Parity
  • Optional support for checking even parity, in case of errors: Gate DRAM commands

Control Word
  • Output Delay Control Word for CS, RW04 Control Word

Weak Driver Support
  • Support for signal strength modeling, users can use pull up or pull down on the input pins and the model will be able to detect the signal strength and function like a real device

RCD I2C Interface
  • Supports I2C interface

RCD Output Delay Modeling
  • Supports Output Delay Modeling

RCD Bus Inversion
  • Supports RCD Bus Inversion

Inter Rank Odt
  • Supports Inter Rank Odt Checks

RDC Self Refresh
  • Supports Self Refresh with and without Clock Stop

DB Independent Nibble Delays
  • Supports all the Lower and Upper Nibble Delay settings for each of the two supported ranks

DB Control Words
  • Directed and Paged Control Words
  • Rank Training Control Words
  • Periodic Update and Snoop Setting Control Words
  • Supports Read/Write (Command/Backdoor) of 100s of Control Words

DB Power Saving Modes
  • Power Down with/without ODT, Self Refresh with/without Clock Stop

DB BCOM Training
  • Supports all the BCOM Training Modes

DB 1N/2N Command Modes
  • Supports both 1N/2N Command Modes

DB Initialization
  • Power-on initialization, Reset with stable power with and without clock stop, ZQ Calibration

DB Command
  • Supports all of BCOM commands

DB Training Modes
  • Transparent Mode and DQ Pass-Through Mode

DB Addressability Mode
  • Support PBA (Per Buffer Addressability) Mode similar to PDA in DRAM

DB Strobe/Data Training
  • Supports all these DB trainings modes: MRE, MRD, DWL, HWL, HIR, HPA

掌握您的工具

教程、文件和当地专家

Cadence 在线支持

通过在线培训、VIP门户、应用笔记和故障排除文章提高您使用Cadence验证IP的效率

了解更多
Related Products
System VIP

Cadence® System-Level Verification IP (System VIP) takes Cadence’s market leadership in IP-level verification automation and brings it to the chip level. It consists of a suite of tools and libraries, each working seamlessly with Cadence’s simulation, emulation, and prototyping engines.

Learn More
Design IP

Silicon-proven Advanced Memory interface IP and industry-leading PCIe and High Speed SerDes IP in leading edge foundry processes

Learn More
Xcelium Logic Simulation

Cadence® Xcelium™ Logic Simulation provides best-in-class core engine performance for SystemVerilog, VHDL, SystemC®, e, UVM, mixed signal, low power, and X-propagation. It leverages single-core and multi-core simulation technology for best individual test performance and machine learning-optimized regression technology for the best regression throughput.

Learn More
Palladium Emulation

Cadence® Palladium® emulation platform provides early software development, hardware/software verification and debug, and in circuit emulation. It provides the highest debug productivity early in the design cycle when the RTL is still changing.

Learn More