Overview

Best-in-class Ethernet Verification IP for your IP, SoC, and system-level design testing.

Mature and highly capable compliance verification solution.

The Cadence® Verification IP (VIP) for Ethernet Time-Sensitive Networks (TSN) provides a mature, highly capable compliance verification solution for the TSN protocol stack incorporating bus functional model (BFM) and integrated protocol checkers and coverage. The VIP for Ethernet TSN is designed for easy integration in test benches at IP, system-on-chip (SoC), and system levels, helping to reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP for Ethernet TSN is compatible with the industry-standard Universal Verification Methodology (UVM) and runs on all leading simulators.

TSN is a family of protocols primarily of the data link layer and a couple of layers above it in the OSI Communication model, which defines the behavior of communication in low-latency systems like automotive, industrial automation, and professional audio/video devices. These networks are usually designed to work over a framework of Ethernet MAC and PHY layers.

Supported specifications: IEEE 802.1 AS-2011, Qbu, Qav, Qbv, Qat, AE, CB, IEEE 802.3br, IEEE 1722, ISO 61883, TCP, UDP, IPv4, and IPv6 protocols.

Ethernet TSN diagram

Product Highlights

  • Support testbench language interfaces for SystemVerilog, UVM, OVM, e, and SystemC
  • Predefined protocol checkers to evaluate the compliance of the DUT model to protocol requirements
  • Callbacks access at multiple TX and RX queue points for scoreboarding and data manipulation, error injection
  • Packet tracker creation for easy debugging
  • Extensive SystemVerilog coverage model with infrastructure for extension

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

IEEE P802.1AS-2011
  • Transmissions: PTP over Ethernet, PTP over IPoE
  • Clock synchronization between different time-aware systems
  • Best Master Clock Algorithm
  • Time-stamping unit
  • Receipt timeout mechanism
  • Peer Delay mechanism for link propagation delay measurement
  • Message types supported: Sync and Follow_Up, Pdelay_Req, Pdelay_Resp and Pdelay_Resp_Follow_Up, Announce message and Signaling message
  • Protocol checkers for the frame fields at the transmitter and receiver side

IEEE 1588-2002 v1
  • Transmission and reception for the frames: Sync, Follow_Up, Delay_Req, Delay_Resp
  • Transmission of PTP over Ethernet, PTP over IPoE
  • Protocol checkers for the frame fields at the receiver side

IEEE 1588-2008 v2
  • Transmission and reception for the frames: Announce, Sync, Delay_Req, Pdelay_Req, Follow_Up, Delay_Resp, Pdelay_Resp, Pdelay_Resp_Follow_Up, Signaling
  • Transmission of PTP over Ethernet, PTP over IPoE
  • Protocol checkers for the frame fields at the receiver side

Credit-Based Shaping
  • Credit-based scheduling algorithm
  • Scheduled, best effort, and reserved queues
  • Bandwidth allocation through credit-shaping mechanism
  • Up to 10G speed

Time-Aware Shaper
  • Enhancements for scheduled traffic that allow transmission from each queue to be scheduled relative to a known timescale
  • Timing-based schedule algorithm
  • Transmission selection using transmission gates associated with a priority queue

IEEE 1722 AVTP
  • Audio/video packet sub-types which are encapsulated in the form of AVTPDUs to be carried over AVTP networks
  • Protocol sub-types supported by the VIP for transport of AVTPDUs are 61883_IIDC, MMA, MAAP

Preemption
  • Hold mechanism
  • Priority table configuration
  • Express and preemptive frame scheduling

Interspersing
  • IET Verification
  • Frames, transmission, and reception
  • Fragmentation of Ethernet frame when preempted

MACSec
  • MacSec IEEE 802.1AE-2018 specification
  • Cipher suites : AES-GCM-128, AES-GCM-256, AES-GCM-XPN-128, AES-GCM-XPN-256
  • Pre-shared key
  • Authentication and integrity modes
  • Replay Protection
  • Up to 800G

MSRP
  • Multiple Reservation Protocol (MRP)
  • Multiple Stream Reservation Protocol using MRP except for domain discovery
  • Up to 1G speed

Transport Layer
  • Encapsulation/extraction of TCP and UDP segments

Network Layer
  • Encapsulation/extraction of Internet Protocol Version 4/6 (IPv4/IPv6) packet

Layer 2 Packet
  • Encapsulation and extraction of MPLS (Unicast and Multicast) label, FC and FIP packets and SNAP header

FRER
  • Transmission of replicated packets in multiple streams.
  • Vector and Match Recovery Algorithms for frame elimination.
  • Appropriate Checkers and Coverage are available.

PSFP
  • Stream Filters, Stream Gates, Flow Meters
  • Bandwidth profile Algorithm (Metering Algorithm)

仿真测试集合

VIP 附带一个场景测试集合，可轻松评估和部署 VIP

如需更多信息请联系我们

掌握您的工具

教程、文件和当地专家

Cadence 在线支持

通过在线培训、VIP门户、应用笔记和故障排除文章提高您使用Cadence验证IP的效率

了解更多
Related Products
System VIP

Cadence® System-Level Verification IP (System VIP) takes Cadence’s market leadership in IP-level verification automation and brings it to the chip level. It consists of a suite of tools and libraries, each working seamlessly with Cadence’s simulation, emulation, and prototyping engines.

Learn More
Design IP

Silicon-proven Advanced Memory interface IP and industry-leading PCIe and High Speed SerDes IP in leading edge foundry processes

Learn More
Xcelium Logic Simulation

Cadence® Xcelium™ Logic Simulation provides best-in-class core engine performance for SystemVerilog, VHDL, SystemC®, e, UVM, mixed signal, low power, and X-propagation. It leverages single-core and multi-core simulation technology for best individual test performance and machine learning-optimized regression technology for the best regression throughput.

Learn More
Palladium Emulation

Cadence® Palladium® emulation platform provides early software development, hardware/software verification and debug, and in circuit emulation. It provides the highest debug productivity early in the design cycle when the RTL is still changing.

Learn More