周转时间最短，质量预测最可靠
各个细分市场的电子产品都日趋复杂，提升基础硬件、软件，并优化二者集成也变得愈加繁琐。软件早期开发、硬件验证、软硬件集成，以及集成系统验证已成为重要挑战；同时也是影响系统开发成本、进度与风险的主要因素。
Cadence® 系统开发套件助您缩短高达50% 的系统集成耗时，加速知识产权（IP）开发、系统级芯片（SoC）集成及软硬件协同开发。如图1所示，该验证套件包括完整的核心引擎、验证技术、以及采用这些技术的解决方案。
核心引擎包括JasperGold® 形式验证平台，RocketSim™ 和Incisive® 仿真平台，Palladium® 硬件仿真平台，以及Protium™ FPGA快速原型开发平台。我们开发的每个平台产品都旨在为客户提供最好的技术服务。
验证结构技术包括验证IP、Incisive vManager™ 验证规划与管理工具，Indago™ 调试纠错解决方案和软件驱动的Perspec™ 系统验证工具。我们开发的上述技术为客户提供流程驱动的多引擎验证环境。
套件解决方案包括最短项目进程的完整方案；以覆盖率计量驱动的高质量设计签收；以应用为核心，满足移动、网络和服务器、汽车、消费者及物联网（IoT）、航空及国防，以及其他垂直细分市场所有产品的需求。
Cadence系统开发套件采用的技术、流程和解决方案支持丰富的行业标准，允许第三方集成。随着生态系统合作伙伴（包括ARM等等）的不断加入，套件功能页在不断增强。
Resource Library VIEW ALL
Video (168)
- TI Verification Expert Shares Their PSS UVM Synergy Experience
- Prototyping for Embedded Software Development—It’s Not Mission Impossible
- Prototyping Billion-Gate Designs with Protium X1 Prototyping System
- Arm and Cadence collaborate on Arm Neoverse N1 platform to advance Cloud-to-Edge infrastructure
- Designing a “First-Time-Right” Wi-Fi HaLow Baseband in less than 6 Months
- Dynamic Software Analysis in Virtual Platforms- Ericsson Expert Insights
- Xilinx - Cadence Virtual System Platform to Accelerate Product Development
- Protium X1 Enables Multi-Billion Gate FPGA-Prototypes to Run at Multi-MHz Speed
- Performance and Debug – Get Both, Using Specman
- Early Firmware Development on Palladium and Protium, Enables 1st Silicon Success at Toshiba Memory
- Writing Sequences Tips
- Virtual Sequences
- Sequences 101
- Specman - 5 minutes on Methods Extensions
- Specman Temporal Options
- Specman Performance Enhancement
- Mahesh Soni, Specman Expert on Leveraging the Testcase Generation Utility
- Using the Specman Profiler
- Achieving Better-Quality Results with Specman Elite
- Verification expert tips for improving testbench quality with Specman
- Texas Instruments - Using the Perspec Solution
- The Palladium Solution and SoC Emulation for 16nm Automotive Devices at NXP
- Leveraging Specman for Signoff
- Leveraging Specman for Verification
- Specman Tips & Trick, e-HDL types compliance checks.
- Automotive Sensor Design Enablement
- HPE Apollo 70 Collaboration
- The Cadence vManager Metric-Driven Signoff Platform in Use at NXP
- Specman: Fastest Patches on Earth
- Specman Tips & Tricks: Save, Restart & Dynamic Load with Specman
- Orit Kirshenberg - Expert Insights Video
- New Cadence Products Expand the Verification Suite: Xcelium Parallel Simulator and Protium S1 Platform
- Reduce FPGA-Based Prototype Bring-Up From Months to Days with Cadence Protium S1 Platform
- Nadav Eden – Specman Expert Insights Video
- New Key Features of Xcelium for Advanced Mixed-Signal Verification
- Extoll - Dr. Niels Burkhardt—Specman Expert Insights video
- Yoav Lurie—Specman Expert Insights Video
- The People Behind Range Generated Field (RGF) - Specman 18.03
- Protium S1 used to prototype a pedestrian detection application.
- AMIQ Eclipse IDE for Perspec Portable Stimulus
- Mike Bartley, CEO of T&VS, on Portable Stimulus
- MultiPhy Verifies Diverse Blocks Quickly with Specman + MATLAB Flow
- ST Optimizes Verification Across the Globe with the vManager Platform
- Get Great Results with JasperGold CDC
- The Benefits of Running the Xcelium Parallel Logic Simulator on Cavium’s Arm Based ThunderX2
- Latest News for Cadence Specman Elite - January 2018
- Using the Cadence VirtualBridge Emulator with the Palladium Platform
- Taking FPGA-Based Prototyping to the Next Level
- Accellera Portable Stimulus Standard Introduction and Demo; Part 1 of 3 – Introduction
- Accellera Portable Stimulus Standard Introduction and Demo; Part 2 of 3 – The Demo
- Accellera Portable Stimulus Standard Introduction and Demo; Part 3 of 3 - Conclusions
- DAC 2017 Report on Accellera Portable Stimulus Specification
- Xcelium Parallel Simulator on Cavium Arm-based ThunderX2
- CDNLive India – A Closer Look at State-of-the-Art Verification Techniques and Methodologies
- New JasperGold platform for Advanced RTL Signoff
- Achieve Dramatic Speed-Up in Logic Simulation with Xcelium Parallel Simulator
- AMD - Cadence Palladium XP & In-Circuit Acceleration
- Open-Source UVM Multilanguage Architecture Simplifies Verification IP Reuse
- Augmenting Simulation Via Low-Power Verification Methodologies with Emulation
- Imperas Software - Cadence System Development Suite
- Finding Difficult Bugs Early Via Emulation
- Low-Power Mixed-Signal Verification of Freescale Kinetis Products
- UVM methodology based Verification Environment for Imaging IPs/SoCs
- Verifying Freescale's 64-bit Core with Rapid Prototyping Tools
- IBM - Cadence Functional Verification for Improved Planning and Schedule Adherence
- Closing Gaps in Mixed-Signal Power Implementation Using a Consistent Power Intent
- Formal Methodology as a 1st Step in Verification Shortens Process by 4 Weeks
- Xilinx - Cadence Virtual Processing Platform and Zynq-7000
- Increased Trace Depth, Faster Upload and Time to Market for Zenverge
- Validating Mobile SoC Architecture at Broadcom
- Palladium Z1: Advanced Job Re-shaping
- Accurate Low Power verification on a Complex Low Power Design using CLP
- LPDDR4 IP Verification Challenges
- DVCon 2013 Best Practices in Verification Planning
- DAC 2012: Interview with Dr. Kerstin Eder about her course on functional verification
- Cadence Perspec System Verifier SW Driven SoC Verification Automation
- Emulating Nvidia GPUs
- Pedestrian Detection: Cadence Tensilica IVP DSP on Cadence Protium FPGA-based prototyping platform
- Car window anti-trap protection with the Cadence Zynq-7000 Virtual Platform
- Freescale - Palladium XP helps speed their verification effort by 10,000x over simulation
- Get Your Weekends Back with Faster Chip Verification Process
- Dancing Robots! @CDNLive EMEA 2014
- NVIDIA Handles Complexity with Palladium Z1 Platform
- Metric-Driven Verification: A Look at How this Methodology Accelerates Verification Process
- Incisive vManager Solution - Experience the Difference
- See How Nvidia Boosts IP Acceleration of Custom ARM Core
- Cadence Functional Safety Solution
- Verify Smarter with Industry's First Datacenter-Class Emulation System
- Experiences with SoC Deployment of Hardware Emulation Based Power Intent Modeling
- Reducing Time to Point of Interest with Accelerated OS Boot
- One Metric to Rule Them All? Tracking Progress on Formal Testbenches
- Low Power Verification USING CPF/IEEE 1801 and Application of Formal Verification at Chip Level
- Next-Generation JasperGold Formal Verification Platform
- Big FPGA Boards for ASIC Prototyping
- Verification Solutions for ARM v7/v8 Based Systems on Chip
- Imagination - The Ten Myths about Formal
- Case Studies for Successful FPGA Based Prototyping
- Pre and Post Silicon Verification: The Best of Both Worlds
- Using Palladium Platform to Exhaustively Verify a Configurable Coherent NoC IP
- Delivering High Quality Denver IP Utilizing IP Acceleration
- Is End-to-End Formal Complete?
- JasperGold Formal Apps for Design Bring-up
- Enabling Verification of Complex System Scenarios Using Perspec System Verifer
- High-Level Synthesis: a Winning Technology
- Leveraging a System-C Based Design Flow
- NVIDIA - Palladium/VSP ARM v8 Tegra Hybrid
- Methods2Business Creates MAC Layers Without Compromising on Verification with C-to-Silicon Compiler
- NXP Shortens Verification Cycle for Smart Card SoC
- How Real Number Modeling Improves Functional Verification for Mixed-Signal SoCs
- Faster Simulation, Faster Builds at Freescale with Palladium XP Platform
- X-FAB Revamps Low-Power Design Flow with CPF
- Introducing the Palladium Z1 Enterprise Emulation Platform
- PMC Expert Insights video
- 2X Productivity Gain Verifying DDR Controller Using Specman/e
- Tapping Into UVM-ML to Support Reuse in Multi-Language Verification Environment
- Achieving Fast Formal Verification in Highly Configurable Design Environment
- Faster HW/SW Verification and Bring-up with Hybrid Virtual Platform
- Detecting System-Level Corner Cases During Low-Power SoC Verification
- Detecting Low-Power Bugs with X-Optimism Simulation
- Fast Debug of RTL, Speedy Post Analysis
- Dialog Semiconductor Verifies Register Map Overnight with Cadence RegVal Formal App
- Freescale Tracks Thousands of Simulations Before Tapeout for Bug-Free Silicon
- Using SystemC and HLS to Evaluate Co-Processor Architectures
- Faster HW/SW Debug, Embedded Software Development and System Validation
- Faster Debugging with X-Propagation Simulation and SimVision Debug
- Palladium XP Introduction
- In-Circuit Acceleration Demo Full Version
- Hitachi: Faster Bring Up with Protium Platform
- Low-Power Verification Using Conformal Low-Power
- Allegro Microsystems Improves Efficiency and Productivity with Incisive vManager Solution
- Freescale Closes Coverage Gap in SoC Environments with Palladium XP Platform
- Bluespec Taps Into Rapid Prototyping Platform for Hybrid Prototyping
- Shorten Verification Time with Specman
- Easing Embedded Software Development for Complex SOCs
- MediaTek Gets High-Quality Smart Devices to Market Quickly with Palladium Platform
- Emulating a Dual-Port 10G/40G NIC on Palladium and RPP
- FPGA Prototyping Enables Rapid Development of Customizable Processors
- Using Palladium/VSP Hybrid to Accelerate SW Development
- Hardware Solutions for FPGA-Based Prototyping
- 5 Steps to Your First Power Shut-off (PSO) Verification
- A Look at Cadence System Development Tools
- Freescale Best Practice in Verification Planning
- Contemporary Verification Consultants e-asing your verification pains with IEEE 1647 & IES
- Broadcom Faster System Bring Up with an Embedded Test Bench on Palladium
- System Level Low Power Verification Using Palladium and CPF
- Better Verification Performance with Incisive Enterprise Simulator
- Texas Instruments - Highly Scalable Multicore ARM A15 Verification with Specman/e
- Cadence Palladium for SoC Performance Validation and Analysis
- Musings on Advanced Functional Verification with Specman/e in FPGA for Medical Devices
- Hardware Solutions for FPGA-based Prototyping
- UVM Multi-language with e, SystemVerilog, SystemC, C/C++
- Firmware Development and Pre-silicon Verification with FPGA-based Prototyping
- Connecting SystemVerilog Real Numbers and Verilog-AMS Nets
- FPGA-Prototyping of an Automotive Ethernet based Parking Assist System
- UVM SystemVerilog in a Multi-Language SoC World
- UVM-Acceleration, Assertions and Coverage demo
- SoC Static Power Verification with Encounter Conformal Low Power
- Design Challenges in Developing Sub-Volt IP Designs for IoT Applications
- Introducing Low-power Verification RAK
- PMC - Power Estimation – An Evolving Science
- Testing The Testbench
- Plan-Driven Low-Power Verification and Debugging at STMicroelectronics
- Accelerate Your Verification Debug with the Incisive Debug Analyzer
- Leveraging SystemVerilog Real Number Modeling
- National and Cadence Building a More Efficient Chip Design Flow
- Speed Verification Turnaround by Extending MDV to TLM
- Tuning Your UVM Environment for Maximum Performance
- Best Practices in Verification Planning
Press Releases (43)
- Cadence Automotive Reference Flow Certified by Samsung Foundry for Advanced-Node Design Creation
- Cadence Delivers Portable Test and Stimulus Methodology and Library
- Cadence Launches Protium X1, the First Scalable, Data Center-Optimized Enterprise Prototyping System for Early Software Development
- NVIDIA Deploys the New Cadence Protium X1 Platform to Accelerate Software Development of Large-Capacity GPUs
- Cadence Palladium and Protium Platforms Enable Innovium to Accelerate First-Pass Silicon Success for the Data Center Market
- Arm, Cadence and Xilinx Introduce First Arm Neoverse System Development Platform for Next-Generation Cloud-to-Edge Infrastructure, Implemented on TSMC 7nm Process Technology
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Cadence Verification Suite Enabled on Arm-Based HPC Datacenters
- Cadence Accelerates Arm-Based Server Development by Automating Arm Pre-Silicon Bare Metal Compliance Testing
- Cadence JasperGold Formal Verification Platform Enables Hitachi to Develop Measures for Fault Avoidance to Comply with IEC 61508 Series SIL 4 Requirements
- Cadence Perspec System Verifier Supports New Accellera Portable Test and Stimulus Specification 1.0
- Cadence Full-Flow Digital and Signoff Tools and Verification Suite Provide Optimal Results for 7nm Arm Cortex-A76 CPU Designs
- Cadence and Arm Deliver First SoC Verification Solution for Low-Power, High-Performance Arm-Based Servers
- Cadence Achieves TÜV SÜD’s First Comprehensive “Fit for Purpose - TCL1” Certification in Support of Automotive ISO 26262 Standard
- Hiroshima University Research Team Accelerates the Development of a Computer-Aided Medical Diagnosis System with Cadence Tensilica Vision P6 DSP Core and Protium S1 FPGA-Based Prototyping Platform
- Teradyne Standardizes on Cadence Xcelium Parallel Logic Simulator
- Cadence Launches Protium S1 FPGA-Based Prototyping Platform for Early Software Development
- Cadence Launches Xcelium Parallel Simulator, the Industry’s First Production-Proven Parallel Simulator
- Fujitsu Adopts Cadence Palladium Z1 Enterprise Emulation Platform for Post-K Supercomputer Development
- Cadence Completes Acquisition of Rocketick Technologies
- Cadence Ushers in New Era of Datacenter-class Emulation with Palladium Z1 Enterprise Emulation Platform
- Altair Semiconductor Adopts Cadence Palladium XP Platform for Advanced IoT SoC Development
- Realtek Accelerates System-on-Chip Verification with Cadence Palladium XP Platform
- Cadence Announces Next-Generation JasperGold Formal Verification Platform
- Cadence Introduces Indago Debug Platform, Improving Debugging Productivity by up to 50 Percent
- Media Alert: Cadence to Showcase System Design and Verification Solutions at DVCon US 2015
- M31 Technology Adopts Cadence Verification IP to Achieve 2.5X Faster Verification
- DMP Adopts Cadence Palladium XP Platform to Accelerate High Performance Graphic IP Core Development
- Cadence Perspec System Verifier Delivers Up to 10X Productivity Improvement in System-on-Chip Verification
- Sonics Adopts Cadence JasperGold Apps Formal Verification for On-Chip Network IP Development
- Cadence Introduces Automotive Functional Safety Verification Solution, Reducing ISO 26262 Compliance Preparation Effort by up to 50 Percent
- Cadence Announces Protium Rapid Prototyping Platform and Expands System Development Suite Low-Power Verification
- Cadence Completes Acquisition of Jasper Design Automation
- CSR Selects Cadence Palladium XP Platform for Development of ARM-based Automotive Infotainment Systems
- HiSilicon Expands Cadence Palladium XP Platform Usage For Mobile and Digital Media SoC and ASIC Development
- Cadence Incisive Specman Elite Testbench Reduces Verification Time for Sharp by 50 Percent
- Cadence Expands ARM-based System Verification Solution, Reducing Time-to-Market for Mobile, Networking and Server Applications
- Cadence Redefines Verification Planning and Management with Incisive vManager Solution
- Cadence Incisive 13.2 Platform Sets New Standard for SoC Verification Performance and Productivity
- Ricoh Selects Cadence Palladium XP Platform for Next-Generation Multifunction Printer SoC Development
- New Release of Cadence Incisive Platform Doubles Productivity of SoC Verification
- Cadence Virtual System Platform Named as American Technology Award Finalist in Software Category
Customers Success (21)
- Valens and Cadence: Cadence Specman Elite Offers Vast Flexibility to Developers
- Renesas and Cadence: Building a State-of-the-Art Verification Environment Customer Success Story
- Renesas Deploys Cadence Interconnect Workbench with Palladium Z1 Platform
- Cadence and NetSpeed Success Story
- Moving to UVM-MS to Meet Coverage Goals Case Study
- Faster Hardware Verification and Software Validation for Supercomputers Success Story
- Cadence and VIA Telecom Success Story
- Cadence and Faraday Technology Case Study
- Cadence and STMicroelectronics Success Story
- Cadence and Melexis Success Story
- Cadence and STMicroelectronics Success Story
- Cadence and RivieraWaves Success Story
- Cadence and Siemens Healthcare Success Story
- Texas Instruments and Cadence Verification Success Story
- Cadence and Nufront Success Story
- Cadence and Samsung Success Story
- Cadence and STMicroelectronics Success Story
- Cadence and QLogic Success Story
- Cadence and Xilinx Success Story
- Cadence and Newport Media Success Story
- Cadence and UPEK Success Story
Success Story Video (8)
- Xilinx - Cadence Virtual System Platform to Accelerate Product Development
- AMD - Cadence Palladium XP & In-Circuit Acceleration
- UVM methodology based Verification Environment for Imaging IPs/SoCs
- NVIDIA Handles Complexity with Palladium Z1 Platform
- See How Nvidia Boosts IP Acceleration of Custom ARM Core
- Introducing the Palladium Z1 Enterprise Emulation Platform
- Shorten Verification Time with Specman
- Plan-Driven Low-Power Verification and Debugging at STMicroelectronics
Technical Brief (4)
Datasheet (43)
- Emulation Development Kit for Palladium Series Datasheet
- Memory Model Portfolio for Palladium Series Datasheet
- X1 Enterprise Prototyping Platform
- Protium S1 FPGA-Based Prototyping Platform
- Perspec System Verifier Datasheet
- SpeedBridge Adapter for USB 3.0/2.0/1.1 Devices
- SpeedBridge Adapter for PCIe 4.0 Datasheet
- VirtualBridge Adapter for PCI Express 2.0/3.0 Datasheet
- Xcelium Parallel Logic Simulation Datasheet
- Protium S1 Single-FPGA Board Datasheet
- vManager Metric-Driven Signoff Platform Datasheet
- Memory Model Portfolio for Palladium Series Datasheet
- Virtual JTAG Virtual JTAG Debug Interface Datasheet
- RocketSim Parallel Simulation Engine Datasheet
- Palladium Z1 Enterprise Emulation Platform Datasheet
- Embedded Software Debug App Datasheet
- Incisive Functional Safety Simulator Datasheet
- Cadence SpeedBridge Adapter for USB 2.0 Host Datasheet
- Cadence SpeedBridge Adapter for PCI Express 3.0 Datasheet
- Stratus High-Level Synthesis Datasheet
- Cadence SpeedBridge Adapter for Serial ATA (SATA) Datasheet
- SpeedBridge Adapter for USB 3.0 Devices Datasheet
- Protium FPGA-Based Prototyping Platform Datasheet
- Cynthesizer Solution Datasheet
- Cadence SpeedBridge Adapter for Ethernet Datasheet
- Incisive Verification Apps Datasheet
- Cadence Accelerated Verification IP for PCI Express Datasheet
- Cadence Virtual System Platform for the Xilinx Zynq-7000 All Programmable SoC Datasheet
- Incisive Enterprise Verifier Datasheet
- Incisive Enterprise Simulator Datasheet
- Cadence SpeedBridge Adapter for ARM Logic Tiles Datasheet
- Cadence Palladium Dynamic Power Analysis Datasheet
- Cadence Virtual System Platform Datasheet
- Cadence SpeedBridge Adapter for Serial-Attached SCSI (SAS) Datasheet
- Cadence SpeedBridge System for Video and Audio Datasheet
- Cadence Incisive SpeedBridge Adapter for PCI Express 2.0 Datasheet
- Cadence SpeedBridge Adapter for PCI Express Datasheet
- Incisive Assertion-Based Verification IP (ABVIP) for OCP Datasheet
- Incisive Formal Verifier Datasheet
White Paper (21)
- Improving Simulation Throughput Using Xcelium Parallel Logic Simulator
- Delivering Superior Throughput for EDA Verification Workloads White Paper
- Three Things You Need to Know to Use the Accellera PSS White Paper
- Efficient Verification of Mixed-Signal SerDes IP Using UVM
- Choosing the Right Verification Technology for CDC-Clean RTL Signoff
- Choosing the Right Superlinting Technology for Early RTL Code Signoff White Paper
- A Program Manager’s Guide to Successful Integrated Circuit Verification
- Massive SoC Designs Open Doors to New Era in Simulation White Paper
- SoC Planning, Management, Reporting, Auditing, and Signoff White Paper
- Improving Emulation Throughput for Multi-Project SoC Designs White Paper
- Gate-Level Simulation Methodology White Paper
- Automating Root-Cause Analysis to Reduce Time to Find Bugs by Up to 50% White Paper
- How the Productivity Advantages of High-Level Synthesis Can Improve IP Design, Verification, and Reuse White Paper
- Enabling ISO 26262 Qualification By Using Cadence Tools White Paper
- A Better Tool for Functional Verification of Low-Power Designs with IEEE 1801 UPF White Paper
- Meeting Functional Safety Requirements Efficiently Via Electronic Design Tools and Techniques White Paper
- Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components White Paper
- Productivity, Predictability, and Use-Model Versatility: The Three Key Care-Abouts of Choosing Hardware-Assisted Verification White Paper
- Building Energy-Efficient ICs from the Ground Up White Paper
- Solutions for Mixed-Signal SoC Verification White Paper
- Interface Additions to the e Language for Effective Communication with SystemC TLM 2.0 Models White Paper
Webinar (20)
- Protium FPGA-Based Prototyping Platform
- Augmenting Simulation Via Low-Power Verification Methodologies with Emulation
- Metric-Driven Verification: A Look at How this Methodology Accelerates Verification Process
- 5 Steps to Your First Power Shut-off (PSO) Verification
- Better Verification Performance with Incisive Enterprise Simulator
- Connecting SystemVerilog Real Numbers and Verilog-AMS Nets
- Formal Apps to Automate Mainstream Verification Challenges
- Introducing UVM Multi-Language Open Architecture
- UVM SystemVerilog in a Multi-Language SoC World
- Verification Techniques with Assertion-Based VIP
- Optimizing Your Verification Process with Incisive vManager
- What to Do When Code Coverage Closure Seems Impossible
- Why Debug at Signal Level
- SimVision Simplifies UVM SystemVerilog Macro Debug
- Simplify UVM Debug with Cadence Incisive SimVision
- Accelerate Your Verification Debug with the Incisive Debug Analyzer
- Leveraging SystemVerilog Real Number Modeling
- Speed Verification Turnaround by Extending MDV to TLM
- Tuning Your UVM Environment for Maximum Performance
- Best Practices in Verification Planning
Demo (5)
- Accellera Portable Stimulus Standard Introduction and Demo; Part 1 of 3 – Introduction
- Accellera Portable Stimulus Standard Introduction and Demo; Part 2 of 3 – The Demo
- Accellera Portable Stimulus Standard Introduction and Demo; Part 3 of 3 - Conclusions
- Xcelium Parallel Simulator on Cavium Arm-based ThunderX2
- FPGA-Prototyping of an Automotive Ethernet based Parking Assist System
Customers
The Palladium Z1 platform uniquely met our requirements due to its reliability as a datacenter compute resource, offering advanced multi-user capabilities and scalability from small four-million-gate verification payloads to multi-billion gate designs.
Daniel Diao, Deputy General Manager of the Turing Processor Business Unit, Huawei
The ability to use the same bring-up flow for Palladium emulation and Protium rapid prototyping allows our design teams to switch seamlessly between the two execution engines, which reduces the prototype bring-up time from months to weeks.
Hideya Sato, Deputy Executive GM, Hitachi, LTD
The vManager platform has been very well accepted by our design and verification teams because it’s really straightforward, intuitive, and easy to use. The vManager platform helps us with project visibility, which improves our verification productivity.
Mirella Negro Marcigaglia, Verification Manager, STMicroelectronics
系统设计及验证 Products A-Z
J