Home
  • 产品
  • 解决方案
  • 支持与培训
  • 公司
  • ZH CN
    • SELECT YOUR COUNTRY OR REGION

    • US - English
    • Japan - 日本語
    • Korea - 한국어
    • Taiwan - 繁體中文

尖端设计工具

  • 数字设计与签核
  • 定制 IC/模拟/ RF 设计
  • 系统设计与验证
  • IP
  • IC 封装设计与分析

创新系统设计

  • Multiphysics System Analysis
  • 嵌入式原型验证
  • PCB 设计与分析
  • Computational Fluid Dynamics

万物智能

  • AI / 机器学习
  • AI IP 产品

CADENCE云服务

VIEW ALL PRODUCTS

数字设计与签核

Cadence® 数字与签核解决方案, 提供快速的设计收敛和更出色的可预测性,助您实现功耗、性能和面积(PPA)目标。

PRODUCT CATEGORIES

  • 逻辑等效性检查
  • SoC Implementation and Floorplanning
  • 形式验证与功能 ECO
  • 低功耗验证
  • RTL 综合
  • 功耗分析
  • Constraints and CDC Signoff
  • 硅签核
  • 库表征
  • 可测性设计

FEATURED PRODUCTS

  • Cerebrus Intelligent Chip Explorer
  • Genus Synthesis Solution
  • Innovus Implementation System
  • Tempus Timing Signoff Solution
  • Pegasus Verification System
  • RESOURCES
  • Flows
  • Voltus IC Power Integrity Solution

定制 IC/模拟/ RF 设计

Cadence® 定制、模拟和射频设计解决方案可以实现模块级和混合信号仿真、布线和特征参数提取等诸多日常任务的自动化,助您节省大量时间。

PRODUCT CATEGORIES

  • 电路设计
  • 电路仿真
  • 版图设计
  • 版图验证
  • 特征库提取
  • RF / Microwave Solutions

FEATURED PRODUCTS

  • Spectre X Simulator
  • Spectre FX Simulator
  • Virtuoso Layout Suite
  • Virtuoso ADE Product Suite
  • Virtuoso Advanced Node
  • Voltus-Fi Custom Power Integrity Solution
  • RESOURCES
  • Flows

Verification

Offering a full verification flow to our customers and partners that delivers the highest verification throughput in the industry

PRODUCT CATEGORIES

  • 调试纠错分析
  • Virtual Prototyping
  • Emulation and Prototyping
  • 形式化验证与静态验证
  • 验证规划与管理
  • 仿真
  • 软件驱动验证
  • 验证IP(VIP)
  • System-Level Verification IP

FEATURED PRODUCTS

  • vManager Verification Management
  • Xcelium Logic Simulation
  • Palladium Enterprise Emulation
  • Protium Enterprise Prototyping
  • System VIP
  • RESOURCES
  • Flows
  • Jasper C Apps
  • Helium Virtual and Hybrid Studio

IP

An open IP platform for you to customize your app-driven SoC design.

PRODUCT CATEGORIES

  • Denali Memory Interface and Storage IP
  • 112G/56G SerDes
  • PCIe and CXL
  • Tensilica Processor IP
  • Chiplet and D2D
  • Interface IP

RESOURCES

  • Discover PCIe

IC 封装设计与分析

提升先进封装、系统规划和多织构互操作性的效率和准确性,Cadence 封装实现工具可实现自动化和精准度。

PRODUCT CATEGORIES

  • IC 封装设计
  • IC封装设计流程
  • SI/PI 分析
  • SI/PI 分析点工具
  • 跨平台协同设计与分析

Multiphysics System Analysis

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

PRODUCT CATEGORIES

  • Computational Fluid Dynamics
  • 电磁求解器
  • 射频/微波设计
  • Signal and Power Integrity
  • 热求解器

FEATURED PRODUCTS

  • Clarity 3D Solver
  • Clarity 3D Solver Cloud
  • Clarity 3D Transient Solver
  • Celsius Thermal Solver
  • Fidelity CFD
  • Sigrity Advanced SI
  • Celsius Advanced PTI
  • RESOURCES
  • System Analysis Center
  • System Analysis Resources Hub
  • AWR Free Trial

嵌入式原型验证

PCB 设计与分析

Cadence® PCB 设计解决方案更好地结合了组件设计和约束驱动流程的系统级仿真,实现更短、更加可预测的设计周期。

PRODUCT CATEGORIES

  • 原理图设计
  • PCB Layout
  • 库与设计数据管理
  • 模拟/混合信号仿真
  • SI/PI Analysis
  • SI/PI 分析点工具
  • 射频/微波设计
  • Augmented Reality Lab Tools

FEATURED PRODUCTS

  • Allegro Package Designer Plus
  • Allegro PCB Designer
  • RESOURCES
  • What's New in Allegro
  • Advanced PCB Design & Analysis Blog
  • Flows

Computational Fluid Dynamics

AI / 机器学习

AI IP 产品

产业方案

  • 5G系统与子系统
  • 航天与国防
  • 汽车电子解决方案
  • Hyperscale Computing

技术方案

  • 3D-IC设计
  • 数字先进节点
  • AI / 机器学习
  • Arm-Based解决方案
  • Cloud 解决方案
  • Computational Fluid Dynamics
  • Functional Safety
  • 低功耗设计
  • 混合信号设计
  • 光电设计
  • 射频/微波
See how our customers create innovative products with Cadence

技术支持

  • 技术支持流程
  • 线上技术支持
  • 软件下载
  • 计算平台支持
  • 售后支持联络
  • 技术论坛

培训

  • 定制IC/模拟/设计
  • 设计语言及方法学
  • 数字设计与签核
  • IC封装
  • PCB设计
  • 系统设计与验证
  • Tensilica处理器IP
Stay up to date with the latest software 24/7 - Cadence Online Support Visit Now

公司介绍

  • 关于我们
  • 成功合作
  • 投资者关系
  • 管理团队
  • Computational Software
  • Alliances
  • 公司社会责任
  • Cadence大学计划

媒体中心

  • 会议活动
  • 新闻中心
  • 博客

企业文化与职业

  • Cadence文化与多样性
  • 招贤纳士
Learn how Intelligent System Design™ powers future technologies Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
ZH - China
  • US - English
  • Japan - 日本語
  • Korea - 한국어
  • Taiwan - 繁體中文
  • 产品
    • 尖端设计工具
      • 数字设计与签核
        • PRODUCT CATEGORIES
          • 逻辑等效性检查
          • SoC Implementation and Floorplanning
          • 形式验证与功能 ECO
          • 低功耗验证
          • RTL 综合
          • 功耗分析
          • Constraints and CDC Signoff
          • 硅签核
          • 库表征
          • 可测性设计
        • FEATURED PRODUCTS
          • Cerebrus Intelligent Chip Explorer
          • Genus Synthesis Solution
          • Innovus Implementation System
          • Tempus Timing Signoff Solution
          • Pegasus Verification System
          • RESOURCES
          • Flows
          • Voltus IC Power Integrity Solution
      • 定制 IC/模拟/ RF 设计
        • PRODUCT CATEGORIES
          • 电路设计
          • 电路仿真
          • 版图设计
          • 版图验证
          • 特征库提取
          • RF / Microwave Solutions
        • FEATURED PRODUCTS
          • Spectre X Simulator
          • Spectre FX Simulator
          • Virtuoso Layout Suite
          • Virtuoso ADE Product Suite
          • Virtuoso Advanced Node
          • Voltus-Fi Custom Power Integrity Solution
          • RESOURCES
          • Flows
      • Verification
        • PRODUCT CATEGORIES
          • 调试纠错分析
          • Virtual Prototyping
          • Emulation and Prototyping
          • 形式化验证与静态验证
          • 验证规划与管理
          • 仿真
          • 软件驱动验证
          • 验证IP(VIP)
          • System-Level Verification IP
        • FEATURED PRODUCTS
          • vManager Verification Management
          • Xcelium Logic Simulation
          • Palladium Enterprise Emulation
          • Protium Enterprise Prototyping
          • System VIP
          • RESOURCES
          • Flows
          • Jasper C Apps
          • Helium Virtual and Hybrid Studio
      • IP
        • PRODUCT CATEGORIES
          • Denali Memory Interface and Storage IP
          • 112G/56G SerDes
          • PCIe and CXL
          • Tensilica Processor IP
          • Chiplet and D2D
          • Interface IP
        • RESOURCES
          • Discover PCIe
      • IC 封装设计与分析
        • PRODUCT CATEGORIES
          • IC 封装设计
          • IC封装设计流程
          • SI/PI 分析
          • SI/PI 分析点工具
          • 跨平台协同设计与分析
    • 创新系统设计
      • Multiphysics System Analysis
        • PRODUCT CATEGORIES
          • Computational Fluid Dynamics
          • 电磁求解器
          • 射频/微波设计
          • Signal and Power Integrity
          • 热求解器
        • FEATURED PRODUCTS
          • Clarity 3D Solver
          • Clarity 3D Solver Cloud
          • Clarity 3D Transient Solver
          • Celsius Thermal Solver
          • Fidelity CFD
          • Sigrity Advanced SI
          • Celsius Advanced PTI
          • RESOURCES
          • System Analysis Center
          • System Analysis Resources Hub
          • AWR Free Trial
      • 嵌入式原型验证
      • PCB 设计与分析
        • PRODUCT CATEGORIES
          • 原理图设计
          • PCB Layout
          • 库与设计数据管理
          • 模拟/混合信号仿真
          • SI/PI Analysis
          • SI/PI 分析点工具
          • 射频/微波设计
          • Augmented Reality Lab Tools
        • FEATURED PRODUCTS
          • Allegro Package Designer Plus
          • Allegro PCB Designer
          • RESOURCES
          • What's New in Allegro
          • Advanced PCB Design & Analysis Blog
          • Flows
      • Computational Fluid Dynamics
    • 万物智能
      • AI / 机器学习
      • AI IP 产品
    • CADENCE云服务
    • VIEW ALL PRODUCTS
  • 解决方案
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
  • 支持与培训
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
  • 公司
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士

Allegro PCB Editor

  • Overview
  • News and Blogs
  • Support and Training
New Capabilities for Flex and Rigid-Flex Designs
  • Stack-up by zone for flex and rigid-flex designs 
    In the Allegro® PCB Editor 17.2-2016 release, multiple zones can be created using the new Cross-Section Editor to represent rigid-flex-rigid PCBs. A physical zone is used to map an area of the design to one of the stackups created in the Cross-Section Editor. Zones automatically include associated keep-outs and optional constraint regions and rooms. In-design rules coupled with this enhanced definition ensures that the design is correct by construction. An accurate definition of rigid-flex-rigid design can also be passed on to MCAD systems using IDX data exchange, eliminating unnecessary MCAD-ECAD iterations.

Image showing Cadence Allegro Rigid Flex capabilities in UI

  • In-design inter-layer checks for rigid-flex design
    Number of conductive and non-conductive layers on flex and rigid-flex designs are increasing as the fabrication industry is innovating to meet their customer’s needs. This explosion of different types of materials and associated rules that are imposed on designers are increasing the amount of work PCB designers have to do to leverage the advances in rigid-flex technology. The Allegro PCB Editor 17.2-2016 release introduces new in-design inter-layer checks that provide the ability to check geometries between two different layers. In typical PCB designs, various masks and surface finishes require verification of proper clearances and coverage. Rigid-flex designs not only have the same mask and surface finish requirements but the addition of bend areas, stiffeners, and so on, which require special clearances or overlaps of materials, spacing, and design features. These objects that are represented on different subclasses require verification between these layers, and this capability is now supported using the inter-layer checks capability. The inter-layer checks capability is a new DRC engine designed to check mask-layer-to-mask-layer geometry, as well as mask layer to surface metal. It allows checks for:
    • Coverlay to pad
    • Mask to pad
    • Precious metal to coverlay
    • Bend area/line to stiffener, component, pin, and via

    Image showing Cadence Allegro inter-layer checks for Rigid Flex capabilities

    The Allegro 17.2-2016 release introduces 12 new layers and 19 new surface finishes, and allows users to enable checks against these layers using user-defined clearances or user-specified overlaps. Once enabled, the checks provide feedback during the layout process to avoid design-verify-redesign iterations.

Image showing Cadence Allegro Rigid Flex Design Dialog in Allegro UI

  • Enhanced Contour and arc-aware routing 
    Enhanced Contour is a more efficient method to add routing during Add Connect by following an existing connect line or a route keep-in. This feature is an improvement over the legacy Contour feature by removing a continuous dialog popup, introducing a simple canvas-based two-state click use model and enabling Shove of existing connect lines. Transitions between the non-contoured and the contoured routing are smoothed for line or arc corners.

Screenshot of Cadence Allegro version control capabilities

Cross-Section Editor

In the Allegro PCB Designer 17.2-2016 release, the Cross-Section Editor has been redesigned leveraging the underlying spreadsheet technology found in Constraint Manager. It offers a one-stop shop for features that require the cross section for their setup, such as dynamic unused pad suppression and embedded component design.

The Cross-Section Editor has been enhanced to support multiple stackups for rigid-flex design, each capable of supporting conductor and non-conductor layers such as Soldermask and Coverlay. The Cross-Section Editor provides total thicknesses for each stackup in terms of accumulated conductor layers, as well as an option with mask-layer thicknesses included.

Other enhancements of the Cross-Section Editor include a graphical image of the stackup construct that is available in a dockable window. The stackup image includes functionality to reverse drill direction. Grid editing enhancements include functions to add layer pairs or a user-defined number of layers.

Image showing Allegro cross-section editor UI

Dynamic Concurrent Team Design

For dense PCB designs that have many constraints on critical signals—designs with high-speed interfaces or designs that have a limited area to route signals on—many designers can spend up to 70% of the overall design cycle on routing, tuning, and optimization of signals. The new Allegro dynamic concurrent team design capability focuses on shortening the largest portion of the PCB layout design cycle. It provides interactive etch-editing capabilities as well as unique Allegro TimingVision™, auto-interactive delay, and phase-tuning capabilities that have been proven to shorten the time needed to route advanced high-speed interfaces such as DDRx and PCI Express® (PCIe®) by up to 80 percent. 

Image showing concurrent team design features in Allegro

The new Allegro PCB Team Design Option provides dynamic concurrent PCB team design for multiple PCB designers to work on the same design at the same time without any set-up requirements. The new dynamic concurrent-team-design capability provides two use models—the informal mode and the structured mode. In the informal mode, any user can start editing the design using the dynamic concurrent mode, and other users can join or leave the session in progress as needed. A structured mode is set up on a server and all users that want to concurrently work on the same design can do so by connecting to that session, with the ability to join or leave the session at any time.

New Padstack Editor

In the Allegro 17.2-2016 release, a new Padstack Editor has been introduced to ease padstack creation through a new modern user interface. In addition to supporting new pad geometries, drill types, additional attributes, additional mask layers ability to define keep-outs within the padstack with complex geometries for all objects, the new capabilities allow PCB librarians to help PCB designers streamline the design process for complex padstacks, backdrill padstacks, and also the commonly used padstacks.

  • The new Padstack Designer is a modern, easy-to-use interface to build padstacks. It includes tabs for specific padstack features.
  • New Padstack Usage Types include Bond Finger, Die Pad, Tooling Hole, Mounting Hole, Fiducial, etc.
  • New Pad Geometries have been introduced that include Rounded Rectangle, Chamfered Rectangle, Donut, and n-Sided Polygon
  • New Drill Features include a new “Square hole” ability to define actual drill size or tool identification to be used to drill the hole before plating. In addition, slot tolerances are divided into two sets, X tolerance and Y tolerance.

Image showing new Cadence Allegro Pad Stack Editor

Expanded In-Design Rules for Backdrill Vias

With the Allegro 17.2-2016 release, many improvements have been made to the backdrill process to assist the PCB designer in managing the backdrill vias/padstacks, route around the backdrill vias/padstacks with accurate DRCs, and real-time feedback. Backdrill data is now stored in the library padstacks and utilized at the design level during the analysis and backdrill-generation process. Padstacks that do not have pre-defined backdrill information can be automatically updated at the design level by entering the backdrill criteria prior to running backdrill. All backdrill data is available on the individual pin/via objects displayed on the canvas or by simply querying the object using Show Element, and generating the Backdrill Legends and detailed Backdrill Report. In addition, the setup time for backdrill can now be improved as a result of algorithms designed to create intelligent layer pairs.

Image showing how to define rules for backdrill vias in Cadence Allegro environment

Image showing how to edit expanded design rules for backdrill vias in Cadence Allegro

Tabbed Routing

Shrinking pin pitches are forcing narrower than usual trace widths. Coupled with an increasing number of pins on BGAs, single-ended and differential pair signals have to meander through the pin fields, often with arcs. Pin fields on large-pin-count devices are by nature full of voids on the reference plane, making it harder to control impedance on critical signals. The result is a higher impedance than desired on critical signals. Tabbed routing is a new routing strategy in which trapezoidal shapes called tabs are added to parallel traces to control impedance in the pin-field/breakout region and crosstalk in the open-field region. This method enables longer trace lengths and use of smaller trace spacing. Tabbed routing is used for impedance control and to manage crosstalk in critical signals, enhancing signal quality and improving route channel utilization. The Allegro PCB Designer High-Speed Option enables tabbed Route Generation, Tab Count Validation, Tab Pitch Validation, Manage/Delete Tabs when traces are edited.

Image showing an example of designing tabbed routing in Cadence Allegro

Return Path Management Through Custom Via Structures

Allegro PCB High-Speed Option introduced six via structures for managing return path for critical differential signals during Add Connect in the Allegro 16.6-2015 release.

The Allegro 17.2-2016 release enhances the ability to add return path via structures during Add Connect by allowing users to use custom return path via structures. These via structures can be fine-tuned and verified using Sigrity technology, ensuring that right return path via structures are used in the design and shortening the time to verify that a design meets performance criteria for critical high-speed signals. 

The Create Via Structure feature allows you to create two types of via structures: standard and high speed. There is also an option available to automatically export an XML file, which can be used to import/export via structure definition in other PCB/SiP database and Sigrity technology.

  • Standard Via Structure: The Target Use Model is single net trace/via structure and fan-out.
  • High Speed Via Structure: The Target Use Model is differential pair via transitions with Return Path Vias and custom plane voids.

Image demonstrating how to view horizontal via structures in Cadence Allegro

Image showing an example of exml file structures as displayed in Cadence Allegro

Ease-of-Use Improvements in Allegro PCB Editor

In the Allegro 17.2-2016 release, several features have been enhanced to improve the ease of use of the Allegro PCB Editor. New enhancements include:

  • Visibility Pane with access to mask layers and zones: The Visibility Pane has been enhanced to allow designers access and control of layer content more quickly and more efficiently. Instead of a single stackup approach, the Visibility Pane now gives you quick access to easily configure and view different zone stackups.

Image showing how to choose color and visibility options in Cadence Allegro

  • Shape Edit Application Mode: The Shape Edit Application Mode is a tuned editing environment primarily designed to increase efficiency with shape boundary editing. This object-action environment simplifies the actions of sliding a shape edge, adding a notch or chamfering/rounding the corners.

Image showing how to set the shape edit mode in Cadence Allegro

  • Constraint Manager improvements:Many ease of use and productivity improvements have been made to the Allegro Constraint Manager, including:
    • Column Display Priority
    • Super Attribute ALL
    • Object Group Types
    • Hierarchical Layer Support
    • Alternate Rows Background Color
    • Constraints Grouping in Spacing and Same Net Spacing Domains
    • Show Group Members
    • Improved Constraint Difference Report UI
    • Drag and Drop Group Membership
Image showing improvements in the Cadence Allegro Constraint Manager interface

Contact Us

Explore rigid-flex features of Allegro PCB Editor where you can create multiple zones using the Cross-Section Editor to represent rigid-flex-rigid PCBs and stack-up by zone for faster, easier definition of stack ups and improved MCAD-ECAD co-design

  • Related Products

    • Allegro PCB Designer
News ReleasesVIEW ALL
  • Cadence Shifts into High Gear with McLaren Racing 05/25/2022

  • Cadence 数字全流程获得 GlobalFoundries® 12LP/12LP+ 工艺平台认证 05/19/2022

  • Cadence’s John Wall and Richard Gu to Present at Needham Conference 05/06/2022

  • Cadence Reports First Quarter 2022 Financial Results 04/25/2022

  • Cadence 推出 Fidelity CFD 软件平台,为多物理场系统仿真的性能和准确度开创新时代 04/19/2022

Blogs VIEW ALL
Support

Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview

Cadence Online Support

  • Details about online support Learn more

  • Have an account already?Log in

  • New to support?Sign up

  • Online support overview Link to video

Customer Support

  • Support Process

  • Software Downloads

  • Computing Platform Support

  • University Software Program

  • Customer Support Contacts

Training

Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers or at your site. We also offer self-paced online courses. Overview

Course Delivery Methods

  • Instructor-Led Training
  • Online Training
  • Get Cadence Certified

Regional Training Information

  • China
  • Europe, Middle East, and Africa
  • India
  • Japan
  • Korea
  • North America
  • Singapore
  • Taiwan

A Great Place to Do Great Work!

Eighth year on the FORTUNE 100 list

Our Culture Join The Team

关注Cadence官方微信

We Chat QR Code
  • 产品
  • 定制 IC /模拟/ RF 设计
  • 数字设计与Signoff
  • IC 封装设计与分析
  • IP
  • PCB 设计与分析
  • 系统分析
  • 系统设计与验证
  • 所有产品
  • 公司
  • 关于我们
  • 管理团队
  • 投资者关系
  • 产业联盟
  • 就业机会
  • Cadence 学术网
  • Supplier
  • 媒体中心
  • Events
  • 新闻中心
  • Cadence 设计
  • 博客
  • 论坛
  • 联系我们
  • 普通咨询
  • 客户支持
  • 媒体中心
  • 全球办公室查找

关注Cadence官方微信

We Chat QR Code

关注Cadence官方微信

We Chat QR Code

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2022 Cadence Design Systems, Inc. All Rights Reserved.

沪ICP备18027754号 Terms of Use Privacy US Trademarks