快速高效地实现产品开发
PCB前端设计需要完善的功能冲突解决方案，以及对目标和限制条件的明确解读。Cadence® 技术支持多种设计路径，权衡设计需求，实现精确仿真。
Cadence PCB 版图设计与布线技术提供可扩展、易用、约束驱动的PCB设计解决方案，适用于不同复杂程度的PCB设计，并支持RF Etch组件。同时，该技术采用创新的新型自动交互技术，实现高约束高速接口的快速布线。使用标准 EDMD（IDX）架构和设计数据传送，Cadence PCB设计工具助力客户实现ECAD／MCAD流程化设计，生产基于IPC-2581 标准的现代化产品。
速度，复杂性及设计尺寸对信号完整性及电源完整性的要求越来越高。Cadence®信号完整性与电源完整性技术助您从容应对千兆位级挑战，从单一电子元件分析到多板信号模拟，一切迎刃而解。
Latest Articles
Resource Library VIEW ALL
Video (115)
- True 3D System Analysis with Faster Speeds, More Capacity, and Integration
- GLOBALFOUNDRIES: MCM LPDDR4 Analysis Accelerates Turnaround Time by 12X Using Sigrity SystemSI
- Improving Signal Integrity in 5G RF Designs
- Bridging Mechanical Components and Electronic Design of PCB and IC Packages with Sigrity Technology
- DesignCon 2019 and the Future of Sigrity Technology
- Sigrity 技术小贴士：PCB设计师如何发现和解决电源完整性问题
- Sigrity 技术小贴士：为何资深PCB设计师使用兼顾电源的电气规则检查
- Allegro PCB Symphony Team Design 17.2 Release
- 使用基于团队协作的方法进行电源分配网络设计
- Integrated Return Path and Crosstalk Analysis
- 3D Spacing Measurements
- Nexus Interposers and Cadence Tools Enhance DDRx Designs
- SiriusXM Simulates DDR3 Interfaces with Sigrity Tools
- DDR4 Power-Aware Signal Integrity Adopting Serial Link Simulation Techniques
- Sigrity 2015 Solution Enables LPDDR4 JEDEC Electrical Checks on PCB and IC Packages
- Sigrity 技术小贴士：PCB设计师如何发现和解决电源完整性问题
- Signoff with Confidence
- Improve Design Impedance from PCB Canvas
- Improve Route Quality
- Automating Library Synchronization between PTC Windchill and Cadence Allegro Library
- 3D Bending of Flex Material
- Return Path DRCs
- Enhancements for High Speed Designs in Allegro PCB Editor
- Interactive 3D Canvas
- A Team-Based Approach to PDN Design
- Optimize Component Placement
- Manage Signal Return Path
- 3D Component Placement and Movement
- Real-Time DFM Verification
- Integrated Design for Test (DFT) Checks
- Cadence Solves the Challenges Faced by Mobiveil Technologies Hardware Group
- 希捷公司(Seagate Technology) 采用Allegro 和Sigrity 工具，成功减少压降、缩短审核周期并降低生产成本
- 运用PowerDC技术进行多封装、PCB电热协同仿真
- 3D设计与分析，助您加速PCB设计进程
- Sigrity 技术小贴士：如何在尚未布线的电路板上发现信号完整性问题
- Sigrity 技术小贴士：如何轻松实现DDR接口精准分析而无需处理大型S参数
- Sigrity 技术小贴士：如何仿真ESD的影响，并确定需要多少个TVS二极管
- Sigrity 技术小贴士：IC封装电路设计师如何发现和解决电路问题
- Sigrity 技术小贴士: 如何加快完成精准3D全波提取时间
- Sigrity 技术小贴士：如何以10倍的速度完成千兆位级串行链路精确建模
- Sigrity 技术小贴士：如何在样板制作之前，仿真验证汽车以太网模块是否符合行业标准？
- Sigrity 技术小贴士：如何验证PAM编码千兆位级串行链路
- Sigrity技术小贴士：如何创建IBIS-AMI模型
- Sigrity技术小贴士：如何在3D EM分析后将优化的3D结构导入您的设计工具
- Accelerate PCB Design with 3D Design and 3D Analysis
- Sigrity 技术小贴士:PCB 设计师如何创建初始供电网络限制而无需具备专业电源完整性分析技能
- Smart EM Simulation Automates Work for RFIC and RF Module Designs
- Sigrity Tech Tips: How to Import Optimized 3D Structures Into Your Design Tool After 3D EM Analysis
- Allegro Schematic-Driven Placement
- Managed Circuit Reuse Placement and Replication
- Real-Time DFM Verification
- Command Window
- Return Path Checks
- Find by Query
- Customizable Design Workflows & Toolbars
- Sigrity Tech Tips: How to Simulate the Impact of ESD and Determine How Many TVS Diodes are Necessary
- Improve Manufacturability and Reliability, and Reduce Costs with Design Data Analytics
- Integrated Manufacturing Constraints
- DRC Browser
- 3D Component Placement & Movement
- Sigrity Tech Tips: How PCB Design Teams Can Perform IR Drop Analysis Early and Often
- Allegro Design Entry HDL - Automatic Table of Contents Generator
- Are You Maximizing Your Product Design? See How a Custom ASIC Can Help
- Sigrity Tech Tips: How to Share Power Delivery Network Design Analysis Across the PCB Design Team
- DesignCon 2017: Sigrity 2017 Portfolio Highlights
- Sigrity Tech Tip: How PCB Designers Can Create Initial PDN Constraints Without Becoming a PI Expert
- Sigrity Tech Tip: How to Test Modules for Automotive Ethernet Compliance Before Building a Prototype
- Avoid Costly Fabrication Errors with Real-Time Inter-Layer Checks
- Sigrity Tech Tip: How to Accelerate Accurate 3D Full Wave Extraction Time
- Sigrity Tech Tip: How to Build an IBIS-AMI Model
- Sigrity Tech Tip: How PCB Designers Can Jumpstart Electrical Signoff Using Power-Aware Rule Checks
- Sigrity Tech Tip: How DDR interfaces can be accurately analyzed pain-free (without large S-parameters)
- Accelerate Your PCB Designs
- Verify Your Design from Concept to Product Realization
- Boost Your Circuit Simulation Performance with New PSpice Engine
- DDR4 Power-Aware Signal Integrity Adopting Serial Link Simulation Techniques
- Signal Integrity Analysis of Serial Data Channels
- Tata Motors Achieves Complete System-Level Simulation with PSpice Tools
- Sigrity Tech Tip: How IC Package Designers Can Find and Fix Electrical Problems
- Sigrity Tech Tip: How PCB Designers Can Find and Fix Power Integrity Problems
- Allegro 17.2 Ease of Use Demo
- IC Package Assessment Demo - Allegro Sigrity SI
- Sigrity Tech Tip: How to Accurately Model a Multi-Gigabit Serial Link 10 Times Faster
- Sigrity Tech Tip: How to Find Signal Integrity Problems on an Unrouted PCB
- Cadence Success - Pi Top for the Raspberry Pi
- Why does signal integrity analysis need to be power-aware
- Multi-Board Electrical and Thermal Co-simulation using Sigrity PowerDC
- DDR4 Power-Aware Signal Integrity Adopting Serial Link Simulation Techniques
- Allegro Sigrity OptimizePI - Automated Decap Design
- Backdrill Enhancements in Allegro PCB Editor
- Sigrity Tech Tip: How to Verify a PAM Encoded Multi-Gigabit Serial Link
- IC Package Assessment Demo - Allegro Sigrity SI 16.61
- Multi-Fabric Interconnect Planning and Optimization with OrbitIO Interconnect Designer and SIP Layout Option
- Allegro Rigid-Flex Demo
- New Capabilities for Accelerating High-Speed Routing
- Seagate Reduces IR Drop, Accelerates Review Cycles, and Lowers Product Cost with Allegro and Sigrity Tools
- Lattice Saves Millions, Avoids Respins and Product Delays with Sigrity Tools
- 4X Faster Timing Closure on Memory Subsystems with Allegro TimingVision Environment
- Accelerating design-in of Xilinx FPGAs while optimizing PCB layout for cost and performance
- Accelerating design-in of Altera FPGAs while optimizing PCB layout for cost and performance
- Plan Your Design to Save Time and Reduce Layer Counts
- FPGA board design: Introduction to Cadence FPGA System Planner
- SiriusXM Simulates DDR3 Interfaces with Sigrity Tools
- Routing Interfaces Quickly and Efficiently on PCBs - Part 1
- Nexus Interposers and Cadence Tools Enhance DDRx Designs
- Leveraging IPC-2581 to Eliminate Surprises During Hand-Off to Manufacturing
- Ericsson Meets DDR and PCIe Specs While Avoiding Crosstalk
- Sigrity 2015 Solution Enables LPDDR4 JEDEC Electrical Checks on PCB and IC Packages
- EDAis on Why Cadence PCB Tools are Most Popular in Israel
- Reducing Cost, Size of PCBs with Embedded Technologies and Cadence Layout Tools
- Allegro AMS Simulator Demo
- Reducing MCAD Iterations with STEP
- Easy-to-Use, Scalable PCB Design Tools Integrate with Enterprise-Level Systems
- Unified Workflow with Allegro and OrCAD PCB Design Tools
- Integrated SPB environment allows successful, on-time product launch
Datasheet (20)
- Allegro System Capture
- Allegro EDM
- Allegro Pulse Datasheet
- Cadence Sigrity SPEED2000 Datasheet
- Cadence Sigrity PowerDC Datasheet
- Cadence Sigrity OptimizePI Datasheet
- Allegro ECAD-MCAD Library Creator Datasheet
- Allegro PSpice Simulator Datasheet
- Allegro Sigrity PI Solution Datasheet
- Allegro PCB Design Solution Datasheet
- Allegro PCB Designer Manufacturing Option Datasheet
- Allegro PCB Designer Analog/RF Option Datasheet
- Cadence Sigrity PowerSI Datasheet
- Allegro FPGA System Planner Datasheet
- Allegro Sigrity SI Datasheet
- Allegro Design Authoring Datasheet
- Allegro Design Entry Capture / Capture CIS Datasheet
- Cadence IC Package Design Datasheet
- Allegro PCB Librarian Datasheet
Customers Success (9)
- Imagine Communications and Cadence Success Story
- Cadence and Tait Communications
- Shaving Weeks Off PCB Design Cycle Via Auto-Routing Case Study
- 4X Faster Timing Closure on High-Speed Interfaces with Allegro TimingVision Environment Case Study
- Cadence and Pegatron Success Story
- Cadence and Faraday Technology Case Study
- Cadence and IN2P3 Success Story
- Cadence and IBM Success Story
- Cadence and NVIDIA Success Story
Presentation (6)
- Effect of Power Plane Inductance on Power Delivery Networks Presentation
- Routing DDR4 Interfaces Quickly and Efficiently
- IPC-2581 Consortium Update
- Managing Backdrilling from Library until Hand-off to Manufacturing
- New Techniques to Address Layout Challenges of High Speed Signal Routing
- MCAD-ECAD with Non-Electrical and Electrical Layers on Flex/Rigid-Flex Designs
Press Releases (20)
- Cadence to Acquire AWR Corporation from National Instruments to Accelerate System Innovation for 5G RF Communications
- Cadence Presented with Four 2019 TSMC Partner of the Year Awards
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Cadence Delivers Advanced Packaging Reference Flow for Samsung Foundry Customers
- Cadence DesignTrue DFM Ecosystem Connects Manufacturers with Customers to Ensure PCB Design Manufacturability Early in the Design Process
- Cadence Introduces Voltus-XP Technology with Extensive Parallelism, Up to 5X Acceleration, and Increased Capacity for Power Signoff at Advanced Nodes
- Cadence Sigrity 2018 Release Accelerates PCB Design Cycles by Integrating 3D Design and 3D Analysis
- Cadence Sigrity PowerDC Technology Supports Future Facilities' New Open Neutral File Format for Thermal Interoperability
- Cadence Achieves TÜV SÜD’s First Comprehensive “Fit for Purpose - TCL1” Certification in Support of Automotive ISO 26262 Standard
- New Cadence Allegro PCB DesignTrue DFM Technology Accelerates New Product Development and Introduction Process
- New Cadence Virtuoso System Design Platform Provides Seamless Design Flow Between IC, Package and Board
- Cadence Sigrity 2017 Delivers Fast Path to PCB Power Integrity Signoff
- Cadence and MathWorks Provide System-Level Simulation Solutions for Mixed-Signal IoT and Automotive Applications
- Cadence Delivers Integrated System Design Solution for TSMC InFO Packaging Technology
- New Cadence Allegro Platform Accelerates Design of Compact, High-Performance Products Using Flex and Rigid-Flex Technologies
- Cadence Sigrity 2016 Portfolio Improves Product Creation Time with PCB Design and Analysis Methodology for Multi-Gigabit Interfaces
- Cadence and Spreadtrum Collaborate on Virtual Reference Design Kit to Reduce Customers' Design Cycle by Up to 12 Weeks
- Cadence Strengthens Allegro Technology Portfolio to Make Design Cycles Shorter and More Predictable
- Cadence Expands Sigrity 2015 Technology Portfolio with New Products, a Key Feature Update and Flexible Licensing Options
- Cadence Announces New Allegro TimingVision Environment to Speed Timing Closure of High-Speed PCB Interfaces by up to 67%
Success Story Video (11)
- Nexus Interposers and Cadence Tools Enhance DDRx Designs
- SiriusXM Simulates DDR3 Interfaces with Sigrity Tools
- 希捷公司(Seagate Technology) 采用Allegro 和Sigrity 工具，成功减少压降、缩短审核周期并降低生产成本
- Raspberry Pi – Challenges in Designing a $10 Computer
- Seagate Reduces IR Drop, Accelerates Review Cycles, and Lowers Product Cost with Allegro and Sigrity Tools
- Lattice Saves Millions, Avoids Respins and Product Delays with Sigrity Tools
- 4X Faster Timing Closure on Memory Subsystems with Allegro TimingVision Environment
- SiriusXM Simulates DDR3 Interfaces with Sigrity Tools
- Nexus Interposers and Cadence Tools Enhance DDRx Designs
- Ericsson Meets DDR and PCIe Specs While Avoiding Crosstalk
- Unified Workflow with Allegro and OrCAD PCB Design Tools
Webinar (8)
- Are You Maximizing Your Product Design? See How a Custom ASIC Can Help
- Algorithm to Implementation: Combining MATLAB and Simulink with PSpice to Streamline PCB Design
- Conquer High-Speed Interfaces Faster
- Route Faster Webinar
- Team Source Your PCB Layout - Hassle Free Real-Time Team Design
- Avoid Costly Fabrication Errors with Real-Time Inter-Layer Checks
- Gain an Unfair Advantage - Make Better Products Faster with Cadence PCB Tools
- Reducing MCAD Iterations with STEP
White Paper (6)
- 采用基于团队协作的 PCB 电源完整性分析方法来获 得更好的结果
- Efficient Verification of Mixed-Signal SerDes IP Using UVM
- Save Time and Minimize Errors by Automating Co-Design and Co-Analysis of Chips, Boards, and Packages
- How a Team-Based Approach to PCB Power Integrity Analysis Yields Better Results White Paper
- Automating Inter-Layer In-Design Checks in Rigid-Flex PCBs White Paper
- Building Differentiated Products Through Shorter, More Predictable Design Cycles White Paper
Customers
The AiDT feature in Allegro PCB Designer ended our frustrations over all of the time we were spending on routing and tuning. All of hours we're saving as a team [now] can be directed toward new project requests for the business.
Sky Huang, Deputy Director of Computer-Aided Engineering, Pegatron
By implementing the Cadence Allegro platform in our design, we have improved our PCB design productivity by 30%. A project that would have taken six weeks using our previous tools was completed in less than four weeks.
Dave Elder, PCB Design Manager, Tait Electronics
PCB设计与分析 Products A-Z
A