The Cadence® Denali® HBM2E/2 PHY and Controller IP is silicon-proven and includes architectural improvements drawn from previous-generation DDR5 and LPDDR4 PHYs, achieving breakthrough performance, low energy per bit, and low area relative to the data bandwidth. It is engineered to quickly and easily integrate into SoCs and is verified as part of a complete memory subsystem solution. The HBM2E/2 PHY and Controller IP is an ideal solution for artificial intelligence (AI), high-performance computing (HPC), and image processing applications.

Proven
Silicon characterization reports available
Low Latency
For data-intensive applications
High Performance
Increased data integrity from error correction and optimized throughput of unique pseudo-channel interleaving
Low Power and Area
Low-power control and advanced low-power modes with power down and self-refresh
News ReleasesVIEW ALL
Blogs VIEW
ALL
-
How We Developed and Tested a Prototype DDR5 Interface
5/1/2018 Marc Greenberg -
LPDDR5 Next Gen High-Performance Low Power Memory Interface
4/2/2019 Kostadin Gitchev -
Get Introduced to the DFI 5.0 Specification
5/2/2018 MeeraC -
GDDR6 and HBM2E on Samsung Foundry – the SAFE Choice
10/28/2020 Paul McLellan -
HBI, a New Standard to Connect Your Chiplets
12/11/2020 Paul McLellan