Home
  • 产品
  • 解决方案
  • 支持与培训
  • 公司
  • ZH CN
    • SELECT YOUR COUNTRY OR REGION

    • US - English
    • Japan - 日本語
    • Korea - 한국어
    • Taiwan - 繁體中文

尖端设计工具

  • 数字设计与签核
  • 定制 IC/模拟/ RF 设计
  • 系统设计与验证
  • IP
  • IC 封装设计与分析

创新系统设计

  • Multiphysics System Analysis
  • 嵌入式原型验证
  • PCB 设计与分析
  • Computational Fluid Dynamics

万物智能

  • AI / 机器学习
  • AI IP 产品

CADENCE云服务

VIEW ALL PRODUCTS

数字设计与签核

Cadence® 数字与签核解决方案, 提供快速的设计收敛和更出色的可预测性,助您实现功耗、性能和面积(PPA)目标。

PRODUCT CATEGORIES

  • 逻辑等效性检查
  • SoC Implementation and Floorplanning
  • 形式验证与功能 ECO
  • 低功耗验证
  • RTL 综合
  • 功耗分析
  • Constraints and CDC Signoff
  • 硅签核
  • 库表征
  • 可测性设计

FEATURED PRODUCTS

  • Cerebrus Intelligent Chip Explorer
  • Genus Synthesis Solution
  • Innovus Implementation System
  • Tempus Timing Signoff Solution
  • Pegasus Verification System
  • RESOURCES
  • Flows
  • Voltus IC Power Integrity Solution

定制 IC/模拟/ RF 设计

Cadence® 定制、模拟和射频设计解决方案可以实现模块级和混合信号仿真、布线和特征参数提取等诸多日常任务的自动化,助您节省大量时间。

PRODUCT CATEGORIES

  • 电路设计
  • 电路仿真
  • 版图设计
  • 版图验证
  • 特征库提取
  • RF / Microwave Solutions

FEATURED PRODUCTS

  • Spectre X Simulator
  • Spectre FX Simulator
  • Virtuoso Layout Suite
  • Virtuoso ADE Product Suite
  • Virtuoso Advanced Node
  • Voltus-Fi Custom Power Integrity Solution
  • RESOURCES
  • Flows

Verification

Offering a full verification flow to our customers and partners that delivers the highest verification throughput in the industry

PRODUCT CATEGORIES

  • 调试纠错分析
  • Virtual Prototyping
  • Emulation and Prototyping
  • 形式化验证与静态验证
  • 验证规划与管理
  • 仿真
  • 软件驱动验证
  • 验证IP(VIP)
  • System-Level Verification IP

FEATURED PRODUCTS

  • vManager Verification Management
  • Xcelium Logic Simulation
  • Palladium Enterprise Emulation
  • Protium Enterprise Prototyping
  • System VIP
  • RESOURCES
  • Flows
  • Jasper C Apps
  • Helium Virtual and Hybrid Studio

IP

An open IP platform for you to customize your app-driven SoC design.

PRODUCT CATEGORIES

  • Denali Memory Interface and Storage IP
  • 112G/56G SerDes
  • PCIe and CXL
  • Tensilica Processor IP
  • Chiplet and D2D
  • Interface IP

RESOURCES

  • Discover PCIe

IC 封装设计与分析

提升先进封装、系统规划和多织构互操作性的效率和准确性,Cadence 封装实现工具可实现自动化和精准度。

PRODUCT CATEGORIES

  • IC 封装设计
  • IC封装设计流程
  • SI/PI 分析
  • SI/PI 分析点工具
  • 跨平台协同设计与分析

Multiphysics System Analysis

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

PRODUCT CATEGORIES

  • Computational Fluid Dynamics
  • 电磁求解器
  • 射频/微波设计
  • Signal and Power Integrity
  • 热求解器

FEATURED PRODUCTS

  • Clarity 3D Solver
  • Clarity 3D Solver Cloud
  • Clarity 3D Transient Solver
  • Celsius Thermal Solver
  • Fidelity CFD
  • Sigrity Advanced SI
  • Celsius Advanced PTI
  • RESOURCES
  • System Analysis Center
  • System Analysis Resources Hub
  • AWR Free Trial

嵌入式原型验证

PCB 设计与分析

Cadence® PCB 设计解决方案更好地结合了组件设计和约束驱动流程的系统级仿真,实现更短、更加可预测的设计周期。

PRODUCT CATEGORIES

  • 原理图设计
  • PCB Layout
  • 库与设计数据管理
  • 模拟/混合信号仿真
  • SI/PI Analysis
  • SI/PI 分析点工具
  • 射频/微波设计
  • Augmented Reality Lab Tools

FEATURED PRODUCTS

  • Allegro Package Designer Plus
  • Allegro PCB Designer
  • RESOURCES
  • What's New in Allegro
  • Advanced PCB Design & Analysis Blog
  • Flows

Computational Fluid Dynamics

AI / 机器学习

AI IP 产品

产业方案

  • 5G系统与子系统
  • 航天与国防
  • 汽车电子解决方案
  • Hyperscale Computing

技术方案

  • 3D-IC设计
  • 数字先进节点
  • AI / 机器学习
  • Arm-Based解决方案
  • Cloud 解决方案
  • Computational Fluid Dynamics
  • Functional Safety
  • 低功耗设计
  • 混合信号设计
  • 光电设计
  • 射频/微波
Designed with Cadence See how our customers create innovative products with Cadence

技术支持

  • 技术支持流程
  • 线上技术支持
  • 软件下载
  • 计算平台支持
  • 售后支持联络
  • 技术论坛

培训

  • 定制IC/模拟/设计
  • 设计语言及方法学
  • 数字设计与签核
  • IC封装
  • PCB设计
  • 系统设计与验证
  • Tensilica处理器IP
Link for support software downloads Stay up to date with the latest software 24/7 - Cadence Online Support Visit Now

公司介绍

  • 关于我们
  • 成功合作
  • 投资者关系
  • 管理团队
  • Computational Software
  • Alliances
  • 公司社会责任
  • Cadence大学计划

媒体中心

  • 会议活动
  • 新闻中心
  • 博客

企业文化与职业

  • Cadence文化与多样性
  • 招贤纳士
Intelligent System Design Learn how Intelligent System Design™ powers future technologies Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
ZH - China
  • US - English
  • Japan - 日本語
  • Korea - 한국어
  • Taiwan - 繁體中文
  • 产品
    • 尖端设计工具
      • 数字设计与签核
        • PRODUCT CATEGORIES
          • 逻辑等效性检查
          • SoC Implementation and Floorplanning
          • 形式验证与功能 ECO
          • 低功耗验证
          • RTL 综合
          • 功耗分析
          • Constraints and CDC Signoff
          • 硅签核
          • 库表征
          • 可测性设计
        • FEATURED PRODUCTS
          • Cerebrus Intelligent Chip Explorer
          • Genus Synthesis Solution
          • Innovus Implementation System
          • Tempus Timing Signoff Solution
          • Pegasus Verification System
          • RESOURCES
          • Flows
          • Voltus IC Power Integrity Solution
      • 定制 IC/模拟/ RF 设计
        • PRODUCT CATEGORIES
          • 电路设计
          • 电路仿真
          • 版图设计
          • 版图验证
          • 特征库提取
          • RF / Microwave Solutions
        • FEATURED PRODUCTS
          • Spectre X Simulator
          • Spectre FX Simulator
          • Virtuoso Layout Suite
          • Virtuoso ADE Product Suite
          • Virtuoso Advanced Node
          • Voltus-Fi Custom Power Integrity Solution
          • RESOURCES
          • Flows
      • Verification
        • PRODUCT CATEGORIES
          • 调试纠错分析
          • Virtual Prototyping
          • Emulation and Prototyping
          • 形式化验证与静态验证
          • 验证规划与管理
          • 仿真
          • 软件驱动验证
          • 验证IP(VIP)
          • System-Level Verification IP
        • FEATURED PRODUCTS
          • vManager Verification Management
          • Xcelium Logic Simulation
          • Palladium Enterprise Emulation
          • Protium Enterprise Prototyping
          • System VIP
          • RESOURCES
          • Flows
          • Jasper C Apps
          • Helium Virtual and Hybrid Studio
      • IP
        • PRODUCT CATEGORIES
          • Denali Memory Interface and Storage IP
          • 112G/56G SerDes
          • PCIe and CXL
          • Tensilica Processor IP
          • Chiplet and D2D
          • Interface IP
        • RESOURCES
          • Discover PCIe
      • IC 封装设计与分析
        • PRODUCT CATEGORIES
          • IC 封装设计
          • IC封装设计流程
          • SI/PI 分析
          • SI/PI 分析点工具
          • 跨平台协同设计与分析
    • 创新系统设计
      • Multiphysics System Analysis
        • PRODUCT CATEGORIES
          • Computational Fluid Dynamics
          • 电磁求解器
          • 射频/微波设计
          • Signal and Power Integrity
          • 热求解器
        • FEATURED PRODUCTS
          • Clarity 3D Solver
          • Clarity 3D Solver Cloud
          • Clarity 3D Transient Solver
          • Celsius Thermal Solver
          • Fidelity CFD
          • Sigrity Advanced SI
          • Celsius Advanced PTI
          • RESOURCES
          • System Analysis Center
          • System Analysis Resources Hub
          • AWR Free Trial
      • 嵌入式原型验证
      • PCB 设计与分析
        • PRODUCT CATEGORIES
          • 原理图设计
          • PCB Layout
          • 库与设计数据管理
          • 模拟/混合信号仿真
          • SI/PI Analysis
          • SI/PI 分析点工具
          • 射频/微波设计
          • Augmented Reality Lab Tools
        • FEATURED PRODUCTS
          • Allegro Package Designer Plus
          • Allegro PCB Designer
          • RESOURCES
          • What's New in Allegro
          • Advanced PCB Design & Analysis Blog
          • Flows
      • Computational Fluid Dynamics
    • 万物智能
      • AI / 机器学习
      • AI IP 产品
    • CADENCE云服务
    • VIEW ALL PRODUCTS
  • 解决方案
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
  • 支持与培训
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
  • 公司
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士

Custom/Analog Advanced Node

Innovative capabilities for custom/analog designs at 20nm and below 

  • Advanced-Node Solutions
  • Custom/Analog Advanced Node
  • Digital Advanced Node

Key Benefits

  • Increases quality of silicon: Re-engineered from the ground up to support the most aggressive advanced-node processes 
  • Boosts productivity: New design methodologies along with the introduction of targeted automation techniques enhance productivity by up to 5X versus traditional design tools and flows
  • Avoids costly respins: Close collaboration with leading foundries provides capabilities in the Virtuoso advanced-node platform that let you predict and manage process variability up front in the design flow
  • Industry leader in advanced-node custom design: The Virtuoso advanced-node platform supports and is certified by all major foundries for advanced technologies from 20nm down to 3nm

Innovative Capabilities for Custom/Analog Designs at 20nm and Below

System-on-chip (SoC) solutions must have the right mix of features, functionality, and performance to justify designing at advanced nodes. But the key challenges for custom/analog designers arise from the complexity of manufacturing. The Cadence® Virtuoso® advanced-node platform's innovative capabilities enable designers to take full advantage of the silicon.

Advanced Node Solution
Density gradient effect avoidance

Unique Design Challenges at 20nm, 16nm, 10nm, 7nm, 5nm, and 3nm Advanced Process Nodes

What makes designing at 20nm/16nm/14nm/10nm/7nm/5nm/3nm advanced nodes unique is the deep, complex interdependency of manufacturing and variability, on top of increasing power and performance specifications. 

Concerns include:

  • Multiple-patterning technology (MPT) and color-aware physical design, including double, triple, quadruple, and penta-patterning
  • Layout-dependent effects (LDE) and density-gradient effects (DGE), in which the layout context—what is placed near to a device—can impact device performance by as much as 30%
  • Sophisticated color-aware custom routing
  • Exponentially increasing physical design rules
  • Device variation and sensitivity
  • New transistor types (e.g., FinFETs)
Image showing Cadence Advanced Node Platform displaying graph of EM violations
EM violation avoidance

Why Design with Virtuoso Advanced-Node Platform

The Virtuoso advanced-node platform improves individual point tools to handle these challenges, as well as enables new design methodologies that allow for rapid layout prototyping, in-design signoff, and close collaboration between schematic and layout designers—essential to designing efficiently at advanced-process nodes. 

The latest release of the Virtuoso advanced-node platform includes:

  • Robust support for FinFET-based designs, requiring MPT to manage device variability and sensitivity on the circuit design
  • Many enhanced interactive and automated capabilities to support a structured layout methodology with features such as core editing commands, interactive wire editor, module generators (ModGens), fully automated custom routing, and assisted placement, all design rules checking (DRC) and coloring correct
  • Unique and close integration with the Virtuoso physical verification system (PVS), enabling signoff verification support for both DRC and coloring decomposition within the Virtuoso Layout Suite
Advanced Node Solution
Multiple-patterning support and color-aware physical design
Advanced Node Solution
In-design design rule checking
  • Related Products

    • Virtuoso Layout Suite EAD
    • Virtuoso Space-Based Router
    • Liberate Characterization Solution
    • Spectre X Simulator
    • Liberate Variety Statistical Characterization
    • Virtuoso Variation Option
Resource Library

Video (20)

  • Samsung Foundry AMS Design Reference Flow - Advanced Node
  • Why a Row-Based Methodology is Required for Sub-10nm Custom Layout
  • Useful Utilities and Helpful Hacks
  • Accuracy, Performance, Capacity: Finding the Right Balance for Memory/SoC Verification
  • Improved Analog Layout Productivity Using ModGen Template-Driven Layout Reuse Methodology in Virtuoso Environment
  • CLE Layout Development Methodologies to Enhance Productivity of Full Custom I/O and Test-Chip Design
  • Advanced Layout Implementation Utilizing Analog APR Flow
  • Automated VDR Tagging and Verification Flow for Advanced Node Design
  • Improve Device Matching with Assisted Component P&R
  • Advanced Methodologies to Accelerate Your Custom Layout
  • Avoid Density Gradient Effects in 16FF+ Designs with Virtuoso Layout Suite GXL ModGens
  • Enhancing Design Productivity at STMicroelectronics with Virtuoso Custom/Analog Flow
  • Global Unichip: 20nm Testchip Tapeout with Cadence and TSMC
  • Offering Leading Edge Total Solutions - GLOBALFOUNDRIES Design Ready 14nm Eco System
  • Virtuoso IPVS for Advanced Node Design
  • Advanced Node Multi-Patterning Technologies within Virtuoso Environment
  • Custom Layout Methodologies with Virtuoso Advanced Node
  • Virtuoso Technology for Advanced Process Nodes
  • Get real-time electrical feedback on 16FF designs with Virtuoso Layout Suite for Electrically Aware Design
  • STMicroelectronics Automates Full Custom Analog Layout Flow Using Constraints

Presentation (7)

  • Samsung Foundry AMS Design Reference Flow - Advanced Node
  • Useful Utilities and Helpful Hacks
  • Improved Analog Layout Productivity Using ModGen Template-Driven Layout Reuse Methodology in Virtuoso Environment
  • CLE Layout Development Methodologies to Enhance Productivity of Full Custom I/O and Test-Chip Design
  • New Virtuoso Design Platform
  • Advanced Layout Implementation Utilizing Analog APR Flow
  • Automated VDR Tagging and Verification Flow for Advanced Node Design

Success Story Video (1)

  • Enhancing Design Productivity at STMicroelectronics with Virtuoso Custom/Analog Flow

Press Releases (19)

  • Cadence 射频集成电路解决方案支持TSMC N6RF 设计参考流程 | Cadence
  • Cadence 加入 Intel 代工服务生态系统联盟,推动芯片设计创新 | Cadence
  • Cadence和三星加速开发3纳米混合信号设计 | Cadence
  • Cadence Wins Four 2020 TSMC OIP Partner of the Year Awards | Cadence
  • Cadence Digital and Custom Flows Achieve Certification for TSMC N3 Process | Cadence
  • Cadence Achieves Digital and Custom/Analog EDA Flow Certification for TSMC N6 and N5 Process Technologies | Cadence
  • Cadence and National Instruments Enter into Strategic Alliance Agreement to Enhance Electronic System Innovation | Cadence
  • Cadence Presented with Four 2019 TSMC Partner of the Year Awards | Cadence
  • Cadence Digital and Signoff Full Flow and Custom/Analog Tools Certified for TSMC N6 and N5/N5P Process Technologies | Cadence
  • Cadence Collaborates with TSMC to Accelerate 5nm FinFET Innovation, Enabling Next-Generation SoC Production Design | Cadence
  • Cadence Recognized with Four 2018 TSMC Partner of the Year Awards | Cadence
  • Cadence Achieves EDA Certification for TSMC 5nm and 7nm+ FinFET Process Technologies to Facilitate Mobile and HPC Design Creation | Cadence
  • Cadence Collaborates with TSMC to Advance 5nm and 7nm+ Mobile and HPC Design Innovation | Cadence
  • Cadence Expands Virtuoso Platform with Enhanced System Design, Advanced Node Support down to 5nm, and Simulation-Driven Layout | Cadence
  • Cadence Custom/Analog and Full-Flow Digital and Signoff Tools Enabled for GLOBALFOUNDRIES 7LP Process Node | Cadence
  • Cadence Digital, Signoff and Custom/Analog Tools Enabled on Samsung’s 7LPP and 8LPP Process Technologies | Cadence
  • Cadence Unveils Expanded Virtuoso Advanced-Node Platform for 7nm Processes | Cadence
  • Cadence and TSMC Advance 7nm FinFET Designs for Mobile and HPC Platforms | Cadence
  • Cadence Unveils Virtuoso Advanced-Node Platform for 10nm Processes | Cadence

Webinar (4)

  • Why a Row-Based Methodology is Required for Sub-10nm Custom Layout
  • Improve Device Matching with Assisted Component P&R
  • Advanced Methodologies to Accelerate Your Custom Layout
  • Avoid Density Gradient Effects in 16FF+ Designs with Virtuoso Layout Suite GXL ModGens
VIEW ALL
Videos

Avoid Density Gradient Effects in 16FF+ Designs with Virtuoso Layout Suite GXL ModGens

Virtuoso IPVS for Advanced Node Design

Enhancing Design Productivity at STMicroelectronics with Virtuoso Custom/Analog Flow

Custom Layout Methodologies with Virtuoso Advanced Node

Virtuoso Technology for Advanced Process Nodes

Advanced Node Multi-Patterning Technologies within Virtuoso Environment

Advanced Methodologies to Accelerate Your Custom Layout

Toshiba Electronic Device Solutions Overcomes Complexities of Advanced-Node Designs

Advanced Node Layout Methodology For Memories

Why a Row-Based Methodology is Required for Sub-10nm Custom Layout

Improved Analog Layout Productivity Using ModGen Template-Driven Layout Reuse Methodology in Virtuoso Environment

News ReleasesVIEW ALL
  • Cadence 射频集成电路解决方案支持TSMC N6RF 设计参考流程 06/16/2022

  • Cadence 加入 Intel 代工服务生态系统联盟,推动芯片设计创新 02/07/2022

  • Cadence和三星加速开发3纳米混合信号设计 09/08/2021

  • Cadence Wins Four 2020 TSMC OIP Partner of the Year Awards 11/02/2020

  • Cadence Digital and Custom Flows Achieve Certification for TSMC N3 Process 08/25/2020

Blogs VIEW ALL
Fortune 100 Best Companies to Work for 2022

A Great Place to Do Great Work!

Eighth year on the FORTUNE 100 list

Our Culture Join The Team

关注Cadence官方微信

We Chat QR Code
  • 产品
  • 定制 IC /模拟/ RF 设计
  • 数字设计与Signoff
  • IC 封装设计与分析
  • IP
  • PCB 设计与分析
  • 系统分析
  • 系统设计与验证
  • 所有产品
  • 公司
  • 关于我们
  • 管理团队
  • 投资者关系
  • 产业联盟
  • 就业机会
  • Cadence 学术网
  • Supplier
  • 媒体中心
  • Events
  • 新闻中心
  • Cadence 设计
  • 博客
  • 论坛
  • 联系我们
  • 普通咨询
  • 客户支持
  • 媒体中心
  • 全球办公室查找

关注Cadence官方微信

We Chat QR Code

关注Cadence官方微信

We Chat QR Code

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2022 Cadence Design Systems, Inc. All Rights Reserved.

  • 沪ICP备18027754号
  • Terms of Use
  • Privacy
  • US Trademarks