Filter Results:
- Power-Aware Verification Methodology (7)
- System Design and Verification (7)
- Flows SDV (5)
- Conformal Low Power (3)
- Low Power Validation (2)
- Circuit Design (2)
- Virtuoso AMS Designer (2)
- Innovus Implementation System (2)
- Flows (2)
- Custom IC - Analog - RF Design (1)
- AMS Designer (1)
- Spectre Accelerated Parallel Simulator (1)
- Spectre Circuit Simulator (1)
- Spectre RF Simulation (1)
- Virtuoso Layout Suite (1)
- Layout Verification (1)
- RF Design (1)
- Digital Design and Signoff (1)
- Block Implementation (1)
- Virtuoso Analog Design Environment (1)
- Virtuoso Schematic Editor (1)
- Low Power (1)
- Circuit Simulation (1)
- Virtuoso ADE Verifier (1)
- Genus Synthesis Solution (1)
- Quantus QRC Extraction (1)
- Tempus Timing Signoff Solution (1)
- Voltus-Fi Custom Power Integrity Solution (1)
- Voltus IC Power Integrity Solution (1)
- Virtuoso ADE Product Suite (1)
- Palladium Z1 Series (1)
- Palladium Dynamic Power Analysis (1)
- Palladium XP Series (1)
- Virtuoso ADE Explorer (1)
- Virtuoso ADE Assembler (1)
- Formal and Static Verification (1)
- JaperGold Verification Platform (1)
- Incisive Enterprise Simulator (1)
A Better Tool for Functional Verification of Low-Power Designs with IEEE 1801 UPF White PaperTo examine simulation and emulation technologies for a thorough, yet faster functional verification of low-power systems on chip (SoCs), this paper first reviews the fundamental sources and reduction techn...
657 KB
|
Building Energy-Efficient ICs from the Ground Up White PaperThe design, implementation, and verification tools and flows provided by Cadence address all areas of power management and solve the SoC low-power problem.
344 KB
|
Developing 4G Wireless Designs with Cadence CPF-Driven Low-Power SolutionAntoine Dejonghe, Green Radio Program Manager at imec, highlights the use of the Cadence CPF-Driven Advanced Low-Power Solution that accelerates the company's next generation 4G wireless designs.
15 Jun 2016
|
Freeescale Semiconductor - Cadence Low-Power Solution for Kinetis SoCAnis Jarrar, Principal Design Engineer, at Freescale Semiconductor describes how they utilized the Cadence Low-Power Solution to design and implement the complex Kinetis SoC
28 May 2016
|
Accurate Low Power verification on a Complex Low Power Design using CLPAccurate Low Power verification on a Complex Low Power Design using CLP by Qualcomm
28 May 2016
|
Closing Gaps in Mixed-Signal Power Implementation Using a Consistent Power IntentClosing Gaps in Mixed-Signal Power Implementation Using a Consistent Power Intent by XFab
21 Jun 2016
|
Lowering Leakage Power in ARM Cortex-A17 Processor-based SoCs at GLOBALFOUNDRIESRalf Flemming, a design engineer at GLOBALFOUNDRIES, explains how the company used a Cadence low-power digital design and signoff flow to lower leakage power to 1.5% with 2GHz maximum frequency in its ARM ...
18 Mar 2016
|
Low-Power Summit ARM Sathya SubramanianSathya Subramanian Low Power Summit 2012 discussion on ARM's perspective on Low Power Design techiques and Physical IP, Architecture Optimization, Cell Level, optimizing power at multiple levels, Factors i...
22 Aug 2015
|
Introducing Low-power Verification RAKAdam Sherer and Mickey Rodriguez discuss Introducing Low Power Verification RAK. Topics in this discussion are Cadence Low Power Verification, Setting up Low Power Verification, a demostration on Introduct...
22 Aug 2015
|
PMC - Power Estimation – An Evolving ScienceKenneth Wagner PMC discusses Motivation, Vicious/Virtuous Cycle, Cadence Low Power Ecosystem, Cadence inCyte Chip Estimator. Kenneth Wagner decribes what is reasonable device/ system power estimation Accur...
22 Aug 2015
|
|
Display:
|