Home
  • 产品
  • 解决方案
  • 支持与培训
  • 公司
  • ZH CN
    • SELECT YOUR COUNTRY OR REGION

    • US - English
    • Japan - 日本語
    • Korea - 한국어
    • Taiwan - 繁體中文

尖端设计工具

  • 数字设计与签核
  • 定制 IC/模拟/ RF 设计
  • 系统设计与验证
  • IP
  • IC 封装设计与分析

创新系统设计

  • Multiphysics System Analysis
  • 嵌入式原型验证
  • PCB 设计与分析
  • Computational Fluid Dynamics

万物智能

  • AI / 机器学习
  • AI IP 产品

CADENCE云服务

VIEW ALL PRODUCTS

数字设计与签核

Cadence® 数字与签核解决方案, 提供快速的设计收敛和更出色的可预测性,助您实现功耗、性能和面积(PPA)目标。

PRODUCT CATEGORIES

  • 逻辑等效性检查
  • SoC Implementation and Floorplanning
  • 形式验证与功能 ECO
  • 低功耗验证
  • RTL 综合
  • 功耗分析
  • Constraints and CDC Signoff
  • 硅签核
  • 库表征
  • 可测性设计

FEATURED PRODUCTS

  • Cerebrus Intelligent Chip Explorer
  • Genus Synthesis Solution
  • Innovus Implementation System
  • Tempus Timing Signoff Solution
  • Pegasus Verification System
  • RESOURCES
  • Flows
  • Voltus IC Power Integrity Solution

定制 IC/模拟/ RF 设计

Cadence® 定制、模拟和射频设计解决方案可以实现模块级和混合信号仿真、布线和特征参数提取等诸多日常任务的自动化,助您节省大量时间。

PRODUCT CATEGORIES

  • 电路设计
  • 电路仿真
  • 版图设计
  • 版图验证
  • 特征库提取
  • RF / Microwave Solutions

FEATURED PRODUCTS

  • Spectre X Simulator
  • Spectre FX Simulator
  • Virtuoso Layout Suite
  • Virtuoso ADE Product Suite
  • Virtuoso Advanced Node
  • Voltus-Fi Custom Power Integrity Solution
  • RESOURCES
  • Flows

Verification

Offering a full verification flow to our customers and partners that delivers the highest verification throughput in the industry

PRODUCT CATEGORIES

  • 调试纠错分析
  • Virtual Prototyping
  • Emulation and Prototyping
  • 形式化验证与静态验证
  • 验证规划与管理
  • 仿真
  • 软件驱动验证
  • 验证IP(VIP)
  • System-Level Verification IP

FEATURED PRODUCTS

  • vManager Verification Management
  • Xcelium Logic Simulation
  • Palladium Enterprise Emulation
  • Protium Enterprise Prototyping
  • System VIP
  • RESOURCES
  • Flows
  • Jasper C Apps
  • Helium Virtual and Hybrid Studio

IP

An open IP platform for you to customize your app-driven SoC design.

PRODUCT CATEGORIES

  • Denali Memory Interface and Storage IP
  • 112G/56G SerDes
  • PCIe and CXL
  • Tensilica Processor IP
  • Chiplet and D2D
  • Interface IP

RESOURCES

  • Discover PCIe

IC 封装设计与分析

提升先进封装、系统规划和多织构互操作性的效率和准确性,Cadence 封装实现工具可实现自动化和精准度。

PRODUCT CATEGORIES

  • IC 封装设计
  • IC封装设计流程
  • SI/PI 分析
  • SI/PI 分析点工具
  • 跨平台协同设计与分析

Multiphysics System Analysis

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

PRODUCT CATEGORIES

  • Computational Fluid Dynamics
  • 电磁求解器
  • 射频/微波设计
  • Signal and Power Integrity
  • 热求解器

FEATURED PRODUCTS

  • Clarity 3D Solver
  • Clarity 3D Solver Cloud
  • Clarity 3D Transient Solver
  • Celsius Thermal Solver
  • Fidelity CFD
  • Sigrity Advanced SI
  • Celsius Advanced PTI
  • RESOURCES
  • System Analysis Center
  • System Analysis Resources Hub
  • AWR Free Trial

嵌入式原型验证

PCB 设计与分析

Cadence® PCB 设计解决方案更好地结合了组件设计和约束驱动流程的系统级仿真,实现更短、更加可预测的设计周期。

PRODUCT CATEGORIES

  • 原理图设计
  • PCB Layout
  • 库与设计数据管理
  • 模拟/混合信号仿真
  • SI/PI Analysis
  • SI/PI 分析点工具
  • 射频/微波设计
  • Augmented Reality Lab Tools

FEATURED PRODUCTS

  • Allegro Package Designer Plus
  • Allegro PCB Designer
  • RESOURCES
  • What's New in Allegro
  • Advanced PCB Design & Analysis Blog
  • Flows

Computational Fluid Dynamics

AI / 机器学习

AI IP 产品

产业方案

  • 5G系统与子系统
  • 航天与国防
  • 汽车电子解决方案
  • Hyperscale Computing

技术方案

  • 3D-IC设计
  • 数字先进节点
  • AI / 机器学习
  • Arm-Based解决方案
  • Cloud 解决方案
  • Computational Fluid Dynamics
  • Functional Safety
  • 低功耗设计
  • 混合信号设计
  • 光电设计
  • 射频/微波
Designed with Cadence See how our customers create innovative products with Cadence

技术支持

  • 技术支持流程
  • 线上技术支持
  • 软件下载
  • 计算平台支持
  • 售后支持联络
  • 技术论坛

培训

  • 定制IC/模拟/设计
  • 设计语言及方法学
  • 数字设计与签核
  • IC封装
  • PCB设计
  • 系统设计与验证
  • Tensilica处理器IP
Link for support software downloads Stay up to date with the latest software 24/7 - Cadence Online Support Visit Now

公司介绍

  • 关于我们
  • 成功合作
  • 投资者关系
  • 管理团队
  • Computational Software
  • Alliances
  • 公司社会责任
  • Cadence大学计划

媒体中心

  • 会议活动
  • 新闻中心
  • 博客

企业文化与职业

  • Cadence文化与多样性
  • 招贤纳士
Intelligent System Design Learn how Intelligent System Design™ powers future technologies Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
ZH - China
  • US - English
  • Japan - 日本語
  • Korea - 한국어
  • Taiwan - 繁體中文
  • 产品
    • 尖端设计工具
      • 数字设计与签核
        • PRODUCT CATEGORIES
          • 逻辑等效性检查
          • SoC Implementation and Floorplanning
          • 形式验证与功能 ECO
          • 低功耗验证
          • RTL 综合
          • 功耗分析
          • Constraints and CDC Signoff
          • 硅签核
          • 库表征
          • 可测性设计
        • FEATURED PRODUCTS
          • Cerebrus Intelligent Chip Explorer
          • Genus Synthesis Solution
          • Innovus Implementation System
          • Tempus Timing Signoff Solution
          • Pegasus Verification System
          • RESOURCES
          • Flows
          • Voltus IC Power Integrity Solution
      • 定制 IC/模拟/ RF 设计
        • PRODUCT CATEGORIES
          • 电路设计
          • 电路仿真
          • 版图设计
          • 版图验证
          • 特征库提取
          • RF / Microwave Solutions
        • FEATURED PRODUCTS
          • Spectre X Simulator
          • Spectre FX Simulator
          • Virtuoso Layout Suite
          • Virtuoso ADE Product Suite
          • Virtuoso Advanced Node
          • Voltus-Fi Custom Power Integrity Solution
          • RESOURCES
          • Flows
      • Verification
        • PRODUCT CATEGORIES
          • 调试纠错分析
          • Virtual Prototyping
          • Emulation and Prototyping
          • 形式化验证与静态验证
          • 验证规划与管理
          • 仿真
          • 软件驱动验证
          • 验证IP(VIP)
          • System-Level Verification IP
        • FEATURED PRODUCTS
          • vManager Verification Management
          • Xcelium Logic Simulation
          • Palladium Enterprise Emulation
          • Protium Enterprise Prototyping
          • System VIP
          • RESOURCES
          • Flows
          • Jasper C Apps
          • Helium Virtual and Hybrid Studio
      • IP
        • PRODUCT CATEGORIES
          • Denali Memory Interface and Storage IP
          • 112G/56G SerDes
          • PCIe and CXL
          • Tensilica Processor IP
          • Chiplet and D2D
          • Interface IP
        • RESOURCES
          • Discover PCIe
      • IC 封装设计与分析
        • PRODUCT CATEGORIES
          • IC 封装设计
          • IC封装设计流程
          • SI/PI 分析
          • SI/PI 分析点工具
          • 跨平台协同设计与分析
    • 创新系统设计
      • Multiphysics System Analysis
        • PRODUCT CATEGORIES
          • Computational Fluid Dynamics
          • 电磁求解器
          • 射频/微波设计
          • Signal and Power Integrity
          • 热求解器
        • FEATURED PRODUCTS
          • Clarity 3D Solver
          • Clarity 3D Solver Cloud
          • Clarity 3D Transient Solver
          • Celsius Thermal Solver
          • Fidelity CFD
          • Sigrity Advanced SI
          • Celsius Advanced PTI
          • RESOURCES
          • System Analysis Center
          • System Analysis Resources Hub
          • AWR Free Trial
      • 嵌入式原型验证
      • PCB 设计与分析
        • PRODUCT CATEGORIES
          • 原理图设计
          • PCB Layout
          • 库与设计数据管理
          • 模拟/混合信号仿真
          • SI/PI Analysis
          • SI/PI 分析点工具
          • 射频/微波设计
          • Augmented Reality Lab Tools
        • FEATURED PRODUCTS
          • Allegro Package Designer Plus
          • Allegro PCB Designer
          • RESOURCES
          • What's New in Allegro
          • Advanced PCB Design & Analysis Blog
          • Flows
      • Computational Fluid Dynamics
    • 万物智能
      • AI / 机器学习
      • AI IP 产品
    • CADENCE云服务
    • VIEW ALL PRODUCTS
  • 解决方案
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
      • 产业方案
        • 5G系统与子系统
        • 航天与国防
        • 汽车电子解决方案
        • Hyperscale Computing
      • 技术方案
        • 3D-IC设计
        • 数字先进节点
        • AI / 机器学习
        • Arm-Based解决方案
        • Cloud 解决方案
        • Computational Fluid Dynamics
        • Functional Safety
        • 低功耗设计
        • 混合信号设计
        • 光电设计
        • 射频/微波
  • 支持与培训
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
      • 技术支持
        • 技术支持流程
        • 线上技术支持
        • 软件下载
        • 计算平台支持
        • 售后支持联络
        • 技术论坛
      • 培训
        • 定制IC/模拟/设计
        • 设计语言及方法学
        • 数字设计与签核
        • IC封装
        • PCB设计
        • 系统设计与验证
        • Tensilica处理器IP
  • 公司
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士
      • 公司介绍
        • 关于我们
        • 成功合作
        • 投资者关系
        • 管理团队
        • Computational Software
        • Alliances
        • 公司社会责任
        • Cadence大学计划
      • 媒体中心
        • 会议活动
        • 新闻中心
        • 博客
      • 企业文化与职业
        • Cadence文化与多样性
        • 招贤纳士

  • Home
  •   :  
  • 关于我们
  •   :  
  • Newsroom
  •   :  
  • News Releases
  •   :  
  • 2021
  •   :  
  • 17 Nov 2021

Cadence Integrity 3D-IC Platform Qualified by Samsung Foundry for Native 3D Partitioning Flow on 5LPE Design Stack

SAN JOSE, Calif., 17 Nov 2021

Highlights:

  • Integrity 3D-IC is Cadence’s next-generation multi-chip design solution, integrating silicon and package planning and implementation with system analysis and signoff to enable system-driven PPA optimization
  • Native 3D partitioning flow automates intelligent creation of memory-on-logic 3D stacking configuration, providing PPA improvements for 3D stack designs
  • Customers can confidently adopt the Cadence Integrity 3D-IC platform and Samsung Foundry’s multi-die implementation flow to create next-generation hyperscale computing, mobile, automotive and AI applications

Cadence Design Systems, Inc. (Nasdaq: CDNS), a collaborative partner in the Samsung Advanced Foundry Ecosystem (SAFE™), today announced that Samsung Foundry has qualified the Cadence® Integrity™ 3D-IC platform’s 2D-to-3D native 3D partitioning flow. Using the new flow, customers can partition existing 2D designs into 3D memory-on-logic configurations and achieve better power, performance and area (PPA) with a homogeneous 3D stack when compared with the original 2D design. The flow also provides robust 3D-IC system planning, implementation and early analysis capabilities for the partitioned design, which is ideal for customers creating complex, next-generation hyperscale computing, mobile, automotive and AI applications.

Hitting a memory wall where RAM access cannot keep pace with CPU execution speed causes the overall system to slow down due to memory latency. One way to overcome this is to place memories on top of the logic in a homogenous stacking configuration. The configuration, when mounted on the same package, reduces wirelength and area and speeds up memory access, thus helping to improve the performance of the CPU core.

The Integrity 3D-IC platform’s 3D partitioning enables the user to separate out memory macros and standard cells and place them on two different dies within a 3D homogeneous stack. The automated flow performs partitioning and full implementation of the 3D stack while building connections between the macros and standard cells. Once the contents of each die are finalized, the system and package can be implemented in the Integrity 3D-IC platform, enabling bump planning, implementation, co-design with other dies, and early analysis of thermal, power and static timing analysis (STA).

“Customers faced with varying automated partitioning requirements for 3D-IC configurations can take advantage of this unique capability in Samsung Foundry’s MDI reference flow based on Native 3D partitioning in Cadence’s new Integrity 3D-IC platform to explore the effects of chip stacking,” said Sangyun Kim, vice president of Foundry Design Technology Team at Samsung Electronics. “This successful cooperation between Cadence and Samsung provides customers with a partitioning, implementation and analysis flow for stacked 3D designs that enables them to reduce power consumption and area while improving overall system performance.”

“Through our ongoing collaboration with Samsung Foundry, we’ve collaborated to innovate in the area of multi-die implementation and deliver automated Native 3D partitioning flows,” said Vivek Mishra, corporate vice president, Product Engineering in the Digital & Signoff Group at Cadence. “Samsung Foundry’s advanced packaging for multi-die implementation, combined with Cadence’s unified Integrity 3D-IC platform, provides our mutual customers with robust multi-die solutions.”

The Integrity 3D-IC platform provides customers with a common cockpit and database, a complete planning system, seamless implementation tool integration, integrated system-level analysis capabilities and an easy-to-use interface and lets users co-design with the Virtuoso® Design Environment and Allegro® packaging technologies. The platform also includes a broader Cadence 3D-IC solution portfolio including the Voltus™ IC Power Integrity Solution for power delivery network (PDN) analysis, Celsius™ Thermal Solver for 3D thermal analysis, Tempus™ Timing Signoff Solution for 3D signoff timing and Pegasus™ Verification System for system layout-versus-schematic (LVS). For more information on the Integrity 3D-IC platform, please visit www.cadence.com/go/Integrity3DICpl.

About Cadence

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications, including consumer, hyperscale computing, 5G communications, automotive, mobile, aerospace, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

For more information, please contact:

Cadence Newsroom
408-944-7039
newsroom@cadence.com

© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

Media Contacts

For more information, please contact:

Cadence Newsroom

408.944.7039

newsroom@cadence.com

Fortune 100 Best Companies to Work for 2022

A Great Place to Do Great Work!

Eighth year on the FORTUNE 100 list

Our Culture Join The Team

关注Cadence官方微信

We Chat QR Code
  • 产品
  • 定制 IC /模拟/ RF 设计
  • 数字设计与Signoff
  • IC 封装设计与分析
  • IP
  • PCB 设计与分析
  • 系统分析
  • 系统设计与验证
  • 所有产品
  • 公司
  • 关于我们
  • 管理团队
  • 投资者关系
  • 产业联盟
  • 就业机会
  • Cadence 学术网
  • Supplier
  • 媒体中心
  • Events
  • 新闻中心
  • Cadence 设计
  • 博客
  • 论坛
  • 联系我们
  • 普通咨询
  • 客户支持
  • 媒体中心
  • 全球办公室查找

关注Cadence官方微信

We Chat QR Code

关注Cadence官方微信

We Chat QR Code

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2022 Cadence Design Systems, Inc. All Rights Reserved.

  • 沪ICP备18027754号
  • Terms of Use
  • Privacy
  • US Trademarks