Filter Results:
- Innovus Implementation System (48)
- Tempus Timing Signoff Solution (40)
- Voltus IC Power Integrity Solution (36)
- Quantus QRC Extraction (35)
- System Design and Verification (34)
- Digital Design and Signoff (32)
- Genus Synthesis Solution (23)
- Virtuoso Layout Suite (19)
- Virtuoso ADE Product Suite (19)
- Physical Verification System (19)
- Palladium Z1 Series (17)
- Voltus-Fi Custom Power Integrity Solution (16)
- Custom IC - Analog - RF Design (16)
- Virtuoso Schematic Editor (15)
- Virtuoso ADE Assembler (14)
- Spectre eXtensive Partitioning Simulator (XPS) (14)
- Palladium XP Series (14)
- Modus Test Solution (14)
- Spectre Accelerated Parallel Simulator (14)
- JaperGold Verification Platform (13)
- Virtuoso Liberate MX (13)
- Virtuoso ADE Verifier (12)
- Virtuoso Liberate AMS (12)
- Virtuoso ADE Explorer (12)
- Virtuoso Variety (11)
- Silicon Signoff (11)
- Sigrity PowerDC (11)
- Virtuoso Liberate (11)
- Spectre Circuit Simulator (11)
- Virtuoso Liberate LV (10)
- Incisive vManager Solution (10)
- Palladium Hybrid (10)
- IC Package Design and Analysis (10)
- Virtuoso RF Solution (10)
- Palladium Dynamic Power Analysis (10)
- Emulation Development Kit (9)
- Accelerated VIP (9)
- Space-Based Router (9)
- Virtuoso Analog Design Environment (9)
- Incisive Enterprise Simulator (9)
- Circuit Simulation (9)
- XCitePI (9)
- Sigrity XtractIM (9)
- Sigrity SystemSI (9)
- Liberate Trio Characterization Suite (9)
- Virtual JTAG Debug Interface (8)
- SpeedBridge Adapters (8)
- QuickCycles Service (8)
- Cadence RocketSim Parallel Simulation Engine (8)
- Sigrity PowerSI 3D EM Full-Wave Extraction Option (8)
- CMP Predictor (8)
- OrbitIO Interconnect Designer (8)
- Incisive Functional Safety Simulator (8)
- Library Characterization (8)
- LDE Electrical Analyzer (8)
- Indago Debug Platform (7)
- Block Implementation (7)
- whats-new-in-sigrity-technology (7)
- SiP Layout WLCSP (7)
- SiP Layout (7)
- Protium FPGA-Based Prototyping Platform (7)
- Conformal Low Power (7)
- Virtuoso Variation Option (7)
- Incisive Specman Elite (7)
- Legato Reliability Solution (7)
- Perspec System Verifier (7)
- Spectre Accelerated Parallel Simulator (7)
- Indago Embedded Software Debug App (7)
Cadence发布业界首款基于机器学习引擎的新版数字全流程全面优化设计流程，改善设计质量并提高3倍吞吐量 … 采用统一的布线和物理优化引擎，已经完成数百次从16nm到5nm及更小工艺节点的成功投片
业界首款支持机器学习的统一物理优化引擎，PPA较前代流程提升达20%
唯一采用集成时序和电压降签核引擎的数字全流程，为用户提供独一无二的签核收敛 … 楷登电子（美国Cadence公司，NASDAQ：CDNS）今日发布已经过 …...
Released Date: 18 Mar 2020 |
Cadence Digital Full Flow Optimized to Deliver Improved Quality of Results with Up to 3X Faster ThroughputCadence announced that the new release of the Cadence digital full flow—proven with hundreds of completed advanced-node tapeouts—has been enhanced to further optimize power, performance and area (PPA) resu...
Released Date: 17 Mar 2020 |
加速AI开发，Cadence Tensilica HiFi IP支持面向微控制器的TensorFlow Lite面向高级音频、语音和传感应用优化的的低功耗神经网络推理软件 … 楷登电子（美国Cadence公司，NASDAQ：CDNS）今日宣布，Cadence® Tensilica® HiFI数字信号处理器（DSPs）软件优化已经完成，让面向微控制器的TensorFlow Lite执行更加高效 … TensorFlow Lite是由Google 开发、面向机器学习（ML）的端到端 …...
Released Date: 16 Mar 2020 |
Cadence Elects Ita Brennan and Lewis Chew to Board of DirectorsCadence announced the election of Ita Brennan and Lewis Chew to its board of directors, effective March 15, 2020.
Released Date: 16 Mar 2020 |
Cadence Tensilica HiFi IP Accelerates AI Deployment with Support for TensorFlow Lite for MicrocontrollersCadence announced that software for Cadence Tensilica HiFi digital signal processors (DSPs) has been optimized to efficiently execute TensorFlow Lite for Microcontrollers, part of the TensorFlow end-to-end...
Released Date: 11 Mar 2020 |
Cadence Collaborates with STMicroelectronics on Networking, Cloud and Data Center ElectronicsCadence announced it has been working together with STMicroelectronics to tape out a 56G very short-reach (VSR) SerDes in 7nm for a system on chip (SoC) targeted at the networking, cloud and data center ma...
Released Date: 09 Mar 2020 |
Dover Microsystems and Cadence Partner to Deliver Secure Processing with Silicon-Layer Security for Mission-Critical ApplicationsCadence and Dover Microsystems today announced a partnership to deliver a solution that enables the development of secure processing for aerospace and defense applications.
Released Date: 05 Mar 2020 |
Cadence发布业界首款面向多协议PHY 的验证IP产品Cadence全新PHY VIP支持实现PCIe 5.0，USB3/4，DDR5，LPDDR5，HBM及MIPI CSI-2和DSI 2.0等复杂协议的完整快速验证 … 楷登电子（美国Cadence公司，NASDAQ：CDNS）正式发布业界首款面向物理层（PHY）验证的验证IP（VIP）产品 … 此款VIP支持多种协议，助力客户充分测试并优化PHY设计，加速数据中心 …
Released Date: 28 Feb 2020 |
Cadence Announces Industry’s First Verification IP for PHY Covering Multiple ProtocolsCadence today announced the availability of the industry’s first Verification IP (VIP) for physical layer (PHY) verification.
Released Date: 26 Feb 2020 |
Cadence Named by Fortune and Great Place to Work as One of the 2020 Fortune 100 Best Companies to Work ForCadence makes the list for the sixth consecutive year and ranks #82 in 2020 … SAN JOSE, Calif., February 18, 2020—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that …
Released Date: 18 Feb 2020 |
|
Display:
|