will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Cadence Korea

EDA(Electronics Design Automation)분야의 세계 최대 마켓리더인 케이던스(Cadence Design Systems Inc.)는 전세계 반도체, 통신장비, 멀티미디어 및 가전제품 회사들이 다양한 제품을 적기에 개발하고 생산할 수 있도록 EDA 소프트웨어와 디자인 서비스를 제공하고 있습니다. 미국 캘리포니아주 산호세에 본사를 두고 있으며, 세계 주요지역에 현지법인, 연구소, 디자인센터를 두고 있습니다. 회사소개(About Cadence Korea).

STARC and Cadence Develop In-Design DFM for 32/28-Nanometer Silicon Realization

Flow Speeds DFM Signoff 100x Faster than Traditional Industry Methods

SAN JOSE, Calif.. 24 Jan 2011

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that it has teamed with the Semiconductor Technology Academic Research Center (STARC), a Japanese design consortium, and created an innovative new Cadence®-based 32/28-nanometer design-for-manufacturing (DFM) flow. Using the award-winning Encounter® Digital Implementation (EDI) System as the end-to-end implementation vehicle, the in-design DFM flow built into STARC’s STARCAD-CEL methodology enabled chip DFM signoff up to 100 times faster than traditional industry DFM methods.

The productivity gains STARC enjoyed were the result of moving the DFM steps into the implementation stage of chip development and deploying new pattern-matching technology rather than the traditional model-based approach. The new flow extends Cadence’s longtime collaboration with STARC into the 32/28-nanometer arena and further expands its Silicon Realization offerings.

The in-design flow for implementation is focused on maintaining designers’ intent and leveraging accurate abstraction of manufacturing models and rules to deliver blazing fast silicon convergence for DFM variability hotspots. The flow encompasses all elements for hotspot prevention, optimization, and silicon-accurate fixing. The flow makes use of ground-breaking, extremely accurate abstraction technology from core Cadence Silicon Realization tools—including NanoRoute’s litho prevention, Litho Physical Analyzer, CMP Predictor and Layout-Dependent-Effect Electrical Analyzer.

The DFM offering tightly integrates and concurrently optimizes in conjunction with other in-design signoff capabilities already inside EDI System, such as extraction, timing, signal integrity, and power analysis. These capabilities provide the ultimate in risk reduction for yield-limiting DFM hotspots while considering the bigger context of overall systematic and random physical and electrical variability.

“To cope with the complexity of designing at 32/28 nanometers, we had to set aggressive performance and quality targets for accelerating the convergence of DFM issues to address both physical and electrical variability,” said Nobuyuki Nishiguchi, vice president and general manager of development at STARC. “With the new in-design DFM flow, the targets were surpassed with dramatic time savings, and at no cost to quality. The ability to accurately model and optimize for DFM during design enabled us to do intelligent, preventative work during digital implementation, thereby avoiding time-consuming iterations at signoff. STARC's hierarchical design approach and pattern matching performed world-class litho analysis and resulted in 100 times faster than a full simulation-based litho analysis. STARC believes that this flow is the most practical methodology for 32/28 nanometers and below.”

As an example, with STARC now fully deploying the Cadence Silicon Realization technology, design teams can leverage Encounter DFM’s advanced analysis capability in which abstracts silicon failures or variability hotspots into patterns while maintaining the original design intent. This accurate abstraction helped STARC reduce the DFM analysis turnaround time during digital implementation with EDI System by 100 times compared to traditional standalone signoff methods. In addition, STARC achieved 100% DFM hotspot silicon convergence given the accuracy of the in-design DFM technology, saving several days of DFM error iteration cycle time.

Aligned with the EDA360 vision, the flow supports the Cadence goal of delivering a complete end-to-end Silicon Realization product line that offers unified intent, abstraction and convergence.

“This latest collaboration with STARC has produced a flow that meets stringent accuracy requirements and can save design teams valuable cycle time and risk as they prepare to hand their design over for manufacturing,” said David Desharnais, group director of product management at Cadence. “Our multiple, successful collaborations with STARC around Cadence Silicon Realization have resulted in advanced flows and methodologies that enable technology companies to tighten the profitability gap as well as the productivity gap.”

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at
Dean Solov
Cadence Design Systems, Inc.

Cadence, Encounter and the Cadence logo are registered trademarks of Cadence Design Systems, Inc., in the USA and other countries. All other marks and names are the property of their respective owners
케이던스 코리아(유)
경기도 성남시 분당구
금곡동 196. 한전기공빌딩 6층
전화번호 : 031-728-3114(代)
Regional Offices »