Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
Automatically and exhaustively explores the reachability of yet-to-be-hit cover points in the simulation coverage database
Exposes bugs with DUT or simulation setup by identifying unexpected unreachable points
Saves weeks of time and effort to achieve coverage closure metrics by eliminating true unreachables
Automating the previously tedious, time-consuming code coverage analysis process, the Cadence® JasperGold® Coverage Unreachability (UNR) App saves weeks of time to attain verification closure. The app takes partially complete simulation coverage database and register-transfer level (RTL) code for the design-under-test (DUT) as inputs, and automatically generates properties to formally explore the reachability of uncovered cover points remaining in the database. The app can be readily used by simulation users with minimal formal verification experience.
When verification teams measure simulation coverage attained versus effort spent to create further simulation tests, the typical curve is initially steep and greatly flattens later on, signifying diminishing returns of adding new tests. A much greater effort is needed to create tests that increase “last mile” coverage significantly. The knee of this curve may occur anywhere in the 70-95% code coverage range, depending on the DUT. This is an optimal point to run the Coverage Unreachability App.
Using the app, you can create properties to explore the reachability of the remaining points, identifying points that can be eliminated from further consideration and focusing on where further test creation efforts can be useful. Through this process of formal-assisted coverage closure, the app can save weeks of effort.
Key Features
Automatically generates properties to explore the reachability of yet-to-be-hit cover points in the simulation coverage database
Outputs a database of unreachable points for easy review, to highlight DUT or testbench bugs
Supports automatic merging of the set of reviewed and accepted unreachables with the simulation coverage database to improve coverage closure metrics
