JasperRTL Designer Signoff with Superlint and CDC Apps
VIEW CHALK TALK
Jasper RTL Apps
Smart formal verification apps incorporating machine learning to improve verification productivity
Key Benefits
- Finds more bugs in less time, earlier in the design process, compared to other verification methods
- Machine learning-enabled Smart Proof technology for 2X faster proofs out of the box and 5X faster regressions
- Advanced design scalability for 2X design capacity increase and 50% memory footprint reduction
- Signoff-accurate formal coverage with intuitive analysis GUI
- Eases debug and what-if analysis
The Cadence® Jasper™ RTL Apps feature machine learning technology and core formal technology enhancements.
Smart Proof Technology
The Jasper RTL Apps represent the latest stage of ongoing proof-solver algorithm and orchestration improvements. They incorporate Smart Proof technology to improve verification throughput, while machine learning is used to select and parameterize solvers to enable faster first-time proofs. Additionally, machine learning is used to optimize successive runs for regression testing, either on premises or in the cloud. With Smart Proof technology, proofs speed up on average by 2X out of the box and by 5X on regression runs.
Advanced Design Scalability
Given today’s larger and more complex SoC designs, the design compilation process sets the maximum size of design, and the compute resources necessary, to start formal analysis. The Jasper RTL Apps deliver more than 2X design compilation capacity with an average of 50% reduction in memory usage during compilation. Additionally, engineers can effectively scale design capacity through advanced parallel compilation technologies that optimally use available compute resources and run proofs in the cloud.
Formal Signoff Enhancements
Formal coverage technologies let engineers perform IP signoff purely within the Jasper RTL Apps. These formal signoff technologies include improved proof-core and checker coverage accuracy, techniques to derive meaningful coverage from deep bug hunting, and formal coverage analysis views. Ease your debug and what-if analysis with the powerful Jasper Visualize™ Interactive Debug Environment incorporating the QuietTrace™ debugging capability. Together, those features deliver signoff-quality formal coverage metrics and enable multi-engine chip-level verification closure.
Request white papers on
formal verification for post-silicon debug, property synthesis, low power, register-transfer level (RTL) designer
signoff, Superlint, and cache-coherent protocols.
See What Customers Have to Say About the Jasper RTL Apps
Click through to the next section for articles and presentations.
-
Jasper RTL Apps
- Jasper FPV App
- Jasper Sequential Equivalence Checking App
- Jasper Design Coverage Verification App
- Jasper Coverage Unreachability App
- Jasper X-Propagation Verification App
- Jasper Control and Status Register App
- Jasper Connectivity Verification App
- Jasper Superlint App
- Jasper Behavioral Property Synthesis App
- Jasper Low-Power Verification App
- Jasper Security Path Verification App
- Jasper Clock Domain Crossing App
- [REDIRECT] Assertion-Based Verification IP
- Jasper FSV App
Customers
As long-time customers of Incisive formal and simulation solutions, we are impressed with the next-generation JasperGold platform. As well as improved debug and ease-of-use, we’ve achieved a significant increase in performance compared to Incisive Enterprise Verifier, as measured by proof convergence in a given time.
Mark Dunn, Executive Vice President, Imagination Technologies
"With the ability to find bugs weeks earlier in the design process, we’ve reduced late-stage RTL changes, which enables the team to save additional time when we get to the functional verification stage.”
Hobson Bullman Vice President and General Manager, Technology Services Group, ARM
“We’ve identified functional and structural CDC issues earlier in the RTL signoff phase using the JasperGold CDC App. Eliminating these bugs earlier in the process has increased the quality of our designs and saved us between two and four weeks on the design and verification time for each of our IP.”
David Vincenzoni Design Manager at STMicroelectronics
Training
Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers or at your site. We also offer self-paced online courses. Overview
