Home
  • 제품소개
  • 솔루션
  • 기술지원 및 교육
  • 회사소개
  • KO KR
    • SELECT YOUR COUNTRY OR REGION

    • US - English
    • China - 简体中文
    • Japan - 日本語
    • Taiwan - 繁體中文

DESIGN EXCELLENCE

  • Digital Design and Signoff
  • Custom IC
  • Verification
  • IP
  • IC Package

SYSTEM INNOVATION

  • System Analysis
  • Embedded Software
  • PCB Design

PERVASIVE INTELLIGENCE

  • AI / Machine Learning
  • AI IP Portfolio

CADENCE CLOUD

Digital Design and Signoff

Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

  • Logic Equivalence Checking
  • Innovus Implementation and Floorplanning
  • Functional ECO
  • Low-Power Validation
  • Synthesis
  • Power Analysis
  • Constraints and CDC Signoff
  • Silicon Signoff and Verification
  • Library Characterization
  • Test
  • Flows
  • Achieve best PPA with the next-generation Digital Full Flow solution Learn More
  • Address digital implementation challenges with machine learning Watch Now

Custom IC / Analog / RF Design

Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

  • Circuit Design
  • Circuit Simulation
  • Layout Design
  • Layout Verification
  • Library Characterization
  • RF / Microwave Solutions
  • Flows
  • Solve analog simulation challenges in complex designs Watch Now
  • See how the Virtuoso Design Platform addresses advanced custom IC and system design challenges Watch Now

System Design and Verification

Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.

  • Debug Analysis
  • Emulation
  • Formal and Static Verification
  • FPGA-Based Prototyping
  • Planning and Management
  • Simulation
  • Software-Driven Verification
  • Verification IP
  • System-Level Verification IP
  • Flows
  • Prototype your embedded software development Watch Now
  • Learn how early firmware development enabled first silicon success at Toshiba Memory Watch Now

IP

An open IP platform for you to customize your app-driven SoC design.

  • Interface IP
  • Denali Memory IP
  • Tensilica Processor IP
  • Analog IP
  • System / Peripherals IP
  • Verification IP
  • Solve the challenges of long-reach signaling with Cadence 112G SerDes IP Watch Now
  • Meeting the needs of 5G communication with Tensilica® ConnX B20 DSP IP Download Now

IC Package Design and Analysis

Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

  • Cross-Platform Co-Design and Analysis
  • IC Package Design
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • Flows
  • Cadence Design Solutions certified for TSMC SoIC advanced 3D chip stacking technology Learn More
  • Four reasons to avoid multi-layer flip-chip pin padstacks Learn More

System Analysis

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

  • See how to improve electrical-thermal co-simulation with the Celsius™ Thermal Solver Watch Now
  • Get true 3D system analysis with faster speeds, more capacity, and integration Watch Now
  • Electromagnetic Solutions
  • RF / Microwave Design
  • Thermal Solutions
  • System Analysis Resources Hub

Embedded Software

PCB Design and Analysis

Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

  • Design Authoring
  • PCB Layout
  • Library and Design Data Management
  • Analog/Mixed-Signal Simulation
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • What's New in Allegro
  • What's New in Sigrity
  • RF / Microwave Design
  • Flows
  • Advanced PCB Design & Analysis Blog
  • Watch how to easily tackle complex and cutting edge designs. Learn More
  • Learn why signal integrity analysis needs to be power-aware Watch Now
  • Augmented Reality Lab Tools

AI / Machine Learning

AI IP Portfolio

INDUSTRIES

  • 5G Systems and Subsystems
  • Aerospace and Defense
  • Automotive
  • AI / Machine Learning

TECHNOLOGIES

  • 3D-IC Design
  • Advanced Node
  • Arm-Based Solutions
  • Cloud Solutions
  • Low Power
  • Mixed Signal
  • Photonics
  • RF / Microwave
See how our customers create innovative products with Cadence Explore Now

SUPPORT

  • Support Process
  • Online Support
  • Software Downloads
  • Computing Platform Support
  • Customer Support Contacts
  • Technical Forums

TRAINING

  • Custom IC / Analog / RF Design
  • Languages and Methodologies
  • Digital Design and Signoff
  • IC Package
  • PCB Design
  • System Design and Verification
  • Tensilica Processor IP
Stay up to date with the latest software Download Now
24/7 - Cadence Online Support Visit Now

CORPORATE

  • About Us
  • Designed with Cadence
  • Investor Relations
  • Leadership Team
  • Computational Software
  • Alliances
  • Corporate Social Responsibility
  • Cadence Academic Network

MEDIA CENTER

  • Events
  • Newsroom
  • Blogs

CULTURE AND CAREERS

  • Culture and Diversity
  • Careers
Learn how Intelligent System Design™ powers future technologies Learn More
Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
View all Products
  • 제품소개
    • DESIGN EXCELLENCE
      • Digital Design and Signoff
        • Logic Equivalence Checking
        • Innovus Implementation and Floorplanning
        • Functional ECO
        • Low-Power Validation
        • Synthesis
        • Power Analysis
        • Constraints and CDC Signoff
        • Silicon Signoff and Verification
        • Library Characterization
        • Test
        • Flows
      • Custom IC / Analog / RF Design
        • Circuit Design
        • Circuit Simulation
        • Layout Design
        • Layout Verification
        • Library Characterization
        • RF / Microwave Solutions
        • Flows
      • System Design and Verification
        • Debug Analysis
        • Emulation
        • Formal and Static Verification
        • FPGA-Based Prototyping
        • Planning and Management
        • Simulation
        • Software-Driven Verification
        • Verification IP
        • System-Level Verification IP
        • Flows
      • IP
        • Interface IP
        • Denali Memory IP
        • Tensilica Processor IP
        • Analog IP
        • System / Peripherals IP
        • Verification IP
      • IC Package Design and Analysis
        • Cross-Platform Co-Design and Analysis
        • IC Package Design
        • SI/PI Analysis
        • SI/PI Analysis Point Tools
        • Flows
    • SYSTEM INNOVATION
      • System Analysis
        • Electromagnetic Solutions
        • RF / Microwave Design
        • Thermal Solutions
        • System Analysis Resources Hub
      • Embedded Software
      • PCB Design and Analysis
        • Design Authoring
        • PCB Layout
        • Library and Design Data Management
        • Analog/Mixed-Signal Simulation
        • SI/PI Analysis
        • SI/PI Analysis Point Tools
        • What's New in Allegro
        • What's New in Sigrity
        • RF / Microwave Design
        • Flows
        • Advanced PCB Design & Analysis Blog
        • Augmented Reality Lab Tools
    • PERVASIVE INTELLIGENCE
      • AI / Machine Learning
      • AI IP Portfolio
    • CADENCE CLOUD
  • 솔루션
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
  • 기술지원 및 교육
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
  • 회사소개
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers

Palladium Z1 Enterprise Emulation Platform

Supports global design teams with fast emulation throughput and optimal workload efficiency

Read Datasheet Read White Paper
  • Overview
  • Resources
  • Videos
  • News and Blogs
  • Customers
  • Support and Training

Key Benefits

  • Enterprise-level reliability and scalability, with 5X greater emulation throughput
  • Better resource utilization via advanced virtual target relocation and job re-shaping capabilities
  • 92% smaller footprint via rack-based blade architecture
  • Secure, scalable, and on-demand access with Palladium Cloud

Verification has become the biggest challenge in SoC development. However, traditional verification tools haven’t kept pace with how quickly SoC and ASIC design size and complexity are growing. Simulators slow to a grind as RTL and gate design size increase. This, in turn, delays system integration and extends the overall verification cycle. 

As the industry's first datacenter-class emulation system, the Palladium® Z1 platform bridges the verification productivity gap to accelerate verification of SoCs, subsystems, and IP blocks, as well as system-level validation.

Compared to the previous generation, the platform, which brings together simulation acceleration and emulation technologies, delivers up to 5X better emulation throughput and, on average, 2.5X better workload efficiency than the closest competitor. 

Palladium Z1
Easy to manage and scale, the platform:
  • Compiles databases for different workloads, with up to 140MG per hour compile times on a single workstation
  • Allocates as many workloads as possible
  • Runs workloads based on priorities
  • Debugs for both pre- and post-silicon bugs

Smart Emulation Resource Utilization

The way that the Palladium Z1 platform manages emulation resources can save you time and effort. The platform’s unique virtual target relocation capability, along with advanced job shaping allocation, avoids recompiles by allowing payloads to be allocated into available resources at runtime. The platform can execute up to 2304 parallel jobs with 4 million gate granularity and scales to 9.2 billion gates. 

Compared to the Palladium XP II environment, the new platform offers an up to 44% reduction in power density, along with a reduction in power consumption per emulation cycle by a factor of three or more. The power advantages are a result of:

  • An average of 2.5X better system utilization and number of parallel users
  • Up to 5X better emulation throughput
  • Up to 140MG per hour compile times
  • Superior debug depth and upload speeds

Its rack-based blade architecture results in a 92% smaller footprint and 8X better gate density, compared to the Palladium XP II platform. The Palladium Z1 processor-based compute engine is also designed with massive parallelism, delivering 4X better user granularity than its nearest competitor.

Through a compile flow, the Palladium Z1 platform is congruent with the Protium S1 FPGA-Based Prototyping Platform and the Protium X1 Enterprise Prototyping Platform for software development, system validation, and hardware regressions.

Features

  • Processor-based compute engine and Verification Xccelerator Emulator (VXE) software deliver up to 2X faster compiles, run higher performance verification, and support flexible new use models
  • Virtual Verification Machine (VVM) supports interactive offline debug
  • Cadence Xcelium® simulator users can hot-swap from simulation to acceleration without recompilation
  • Enables quick bring-up via fast, automated, intelligent compiler
  • Facilitates quick system-level bring-up with comprehensive Cadence SpeedBridge® Adapter portfolio and Accelerated Verification IP
  • Enables dynamic power analysis and verification via interoperability with the Cadence Joules™ RTL Power Solution
  • Supports pre-qualified and configured Emulation Development Kit (EDK) portfolio for USB and PCI Express® for rapid driver development and design verification
  • Supports coverage and metric-driven verification
  • Features hybrid environment for early hardware/software validation of design and embedded testbenches for comprehensive verification and re-use methodology
  • Provides high-level synthesis with Cadence Stratus™ High-Level Synthesis (HLS), so you can integrate high-level abstraction models into the system verification environment
  • Supports case-based verification with Cadence Perspec™ System Verifier for SoCs that reduces complex system-level coverage-driven test development time

Contact Us

VIP Portfolio

Your one-stop shop for all protocols and memories

LEARN MORE

Verification Suite

Reduce system integration time by up to 50%

Get Details

Learn how this Dynamic Duo provide performance at 10s of MHz for billion gate sized designs, in a unified compile and debug environment for fast bring-up and full hardware/software debugging

Verify Smarter with Industry's First Datacenter-Class Emulation System

Emulating NVIDIA GPUs with Cadence Emulation Products

  • Related Products

    • Cadence Verification Suite
    • Palladium Hybrid
    • Palladium Dynamic Power Analysis
    • Protium S1 Desktop Prototyping Platform
    • Protium X1 Enterprise Prototyping Platform
    • SpeedBridge Adapters
    • Xcelium Logic Simulator
    • VirtualBridge Adapters
    • Emulation Development Kit
    • Accelerated Verification IP
    • QuickCycles Service
    • Palladium Cloud
    • Virtual Debug Interface for Software Debuggers
Resource Library

Video (32)

  • Pushbutton migration from emulation to prototyping based on Protium platform
  • Conquer IP Functional Verification with Formal and Simulation Approach
  • +Perspec on Palladium - New Efficient Bus-Performance Verification Techniques
  • Productive Design: Hardware/Software Co-Verification with Virtual Debugging from Simulation to Prototyping
  • Do’s and Don’ts of Emulating Next-Generation Multi-Billion-Gate Ethernet and InfiniBand Interconnect Devices While Optimizing Verification Productivity and Meeting Development Schedu
  • GSP Emulation with Palladium Platform and Prototyping with Protium Platform
  • SoC Firmware Debugging Tracer in Emulation Platform
  • Improving Firmware Validation Productivity and Debug Efficiency Using Palladium Z1 Platform and Indago Debug Analyzer
  • Digital Twin Case Study: Applying Emulation-Based Verification of SoC Using Tactical Software
  • Create Palladium Design Equivalent to Both Specification and Gate Implementation on Silicon
  • 400G以太在Palladium加速器上的仿真加速实践
  • DFT DFD verification acceleration on Palladium
  • Accelerate Baidu Kunlun AI chip development based on Palladium Z1 platform
  • Accelerating software bring up and debug on emulator with a fluent migration from Palladium to Protium
  • Mom, I Have a Digital Twin? Now You Tell Me?
  • Marvell Gains High Confidence for Silicon Tapeout Using Palladium Emulator to Validate Processor
  • Early Firmware Development on Palladium and Protium, Enables 1st Silicon Success at Toshiba Memory
  • Building better aerospace and defense electronics: emulate before you fabricate
  • Cadence Delivers Verification Throughput
  • Fujitsu Designing the World’s Leading Innovations with Cadence Intelligent System Design
  • Palladium and Protium Dynamic Duo
  • Accelerate Your Time to Debug Root Cause
  • NVIDIA Partners with Cadence to Overcome Chip Design Challenges
  • The Palladium Solution and SoC Emulation for 16nm Automotive Devices at NXP
  • Using the Cadence VirtualBridge Emulator with the Palladium Platform
  • Taking FPGA-Based Prototyping to the Next Level
  • CDNLive India – A Closer Look at State-of-the-Art Verification Techniques and Methodologies
  • Palladium Z1: Advanced Job Re-shaping
  • Emulating Nvidia GPUs
  • NVIDIA Handles Complexity with Palladium Z1 Platform
  • Verify Smarter with Industry's First Datacenter-Class Emulation System
  • National and Cadence Building a More Efficient Chip Design Flow

Datasheet (11)

  • Memory Model Portfolio for Palladium Series Datasheet
  • VirtualBridge Adapter for PCI Express 2.0/3.0 Datasheet
  • Virtual JTAG Virtual JTAG Debug Interface Datasheet
  • Palladium Z1 Enterprise Emulation Platform Datasheet
  • Cadence SpeedBridge Adapter for USB 2.0 Host Datasheet
  • Cadence SpeedBridge Adapter for PCI Express 3.0 Datasheet
  • Cadence SpeedBridge Adapter for Serial ATA (SATA) Datasheet
  • SpeedBridge Adapter for USB 3.0 Devices Datasheet
  • Cadence SpeedBridge Adapter for Ethernet Datasheet
  • Cadence SpeedBridge Adapter for Serial-Attached SCSI (SAS) Datasheet

White Paper (2)

  • Improving Emulation Throughput for Multi-Project SoC Designs White Paper
  • A Better Tool for Functional Verification of Low-Power Designs with IEEE 1801 UPF White Paper

Press Releases (20)

  • Nuvoton Accelerates the Development of its MCU Designs with the Cadence Palladium Z1 Enterprise Emulation Platform
  • Cadence to Optimize Digital Full Flow and Verification Suite for Arm Cortex-A78 and Cortex-X1 CPU Mobile Device Development
  • Acacia Communications Adopts Cadence Palladium Z1 Enterprise Emulation Platform to Accelerate Optical Networking Development
  • Cadence Accelerates Arm-Based Server Development by Automating Arm Pre-Silicon Bare Metal Compliance Testing
  • Cadence Palladium Z1 Enterprise Emulation Platform Enables GUC to Accelerate SoC Design
  • Cadence Achieves TÜV SÜD’s First Comprehensive “Fit for Purpose - TCL1” Certification in Support of Automotive ISO 26262 Standard
  • Cadence Ushers in New Era of Datacenter-class Emulation with Palladium Z1 Enterprise Emulation Platform
  • Altair Semiconductor Adopts Cadence Palladium XP Platform for Advanced IoT SoC Development
  • Realtek Accelerates System-on-Chip Verification with Cadence Palladium XP Platform
  • Cadence Announces Next-Generation JasperGold Formal Verification Platform
  • Media Alert: Cadence to Showcase System Design and Verification Solutions at DVCon US 2015
  • M31 Technology Adopts Cadence Verification IP to Achieve 2.5X Faster Verification
  • DMP Adopts Cadence Palladium XP Platform to Accelerate High Performance Graphic IP Core Development
  • Cadence Perspec System Verifier Delivers Up to 10X Productivity Improvement in System-on-Chip Verification
  • Cadence Introduces Automotive Functional Safety Verification Solution, Reducing ISO 26262 Compliance Preparation Effort by up to 50 Percent
  • CSR Selects Cadence Palladium XP Platform for Development of ARM-based Automotive Infotainment Systems
  • HiSilicon Expands Cadence Palladium XP Platform Usage For Mobile and Digital Media SoC and ASIC Development
  • Cadence Redefines Verification Planning and Management with Incisive vManager Solution
  • Ricoh Selects Cadence Palladium XP Platform for Next-Generation Multifunction Printer SoC Development

Customer Presentation (8)

  • Pushbutton migration from emulation to prototyping based on Protium platform
  • Conquer IP Functional Verification with Formal and Simulation Approach
  • +Perspec on Palladium - New Efficient Bus-Performance Verification Techniques
  • Productive Design: Hardware/Software Co-Verification with Virtual Debugging from Simulation to Prototyping
  • SoC Firmware Debugging Tracer in Emulation Platform
  • Digital Twin Case Study: Applying Emulation-Based Verification of SoC Using Tactical Software
  • 400G以太在Palladium加速器上的仿真加速实践
  • Accelerate Baidu Kunlun AI chip development based on Palladium Z1 platform
VIEW ALL
Videos

Pushbutton migration from emulation to prototyping based on Protium platform

Conquer IP Functional Verification with Formal and Simulation Approach

+Perspec on Palladium - New Efficient Bus-Performance Verification Techniques

Productive Design: Hardware/Software Co-Verification with Virtual Debugging from Simulation to Prototyping

Create Palladium Design Equivalent to Both Specification and Gate Implementation on Silicon

Technology day - Adopting Effective Power Analysis Strategies from System to Silicon

News ReleasesVIEW ALL
  • Cadence Brings Verification IP to the Chip Level with New System VIP Solution 10/13/2020

  • Nuvoton Accelerates the Development of its MCU Designs with the Cadence Palladium Z1 Enterprise Emulation Platform 08/18/2020

  • Cadence Delivers Machine Learning-Optimized Xcelium Logic Simulation with up to 5X Faster Regressions 08/12/2020

  • Cadence to Optimize Digital Full Flow and Verification Suite for Arm Cortex-A78 and Cortex-X1 CPU Mobile Device Development 05/26/2020

  • Cadence Automotive Reference Flow Certified by Samsung Foundry for Advanced-Node Design Creation 10/17/2019

Blogs VIEW ALL
Customers

Due to the Palladium Z1 platform's capacity to handle our billion gate-class designs and its highly sophisticated debug and advanced multiuser capabilities, all in a small form factor, we will be able to design and deliver our next generation GPU and Tegra designs with high quality and on schedule.

Narenda Konda, Director of Engineering, NVIDIA

Read More or View All Customers

The Palladium Z1 platform uniquely met our requirements due to its reliability as a datacenter compute resource, offering advanced multi-user capabilities and scalability from small four-million-gate verification payloads to multi-billion gate designs.

Daniel Diao, Deputy General Manager of the Turing Processor Business Unit, Huawei

Read More or View All Customers

Support

Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview

Cadence Online Support

  • Details about online supportLearn more

  • Have an account already?Log in

  • New to support?Sign up

  • Online support overview Link to video

Customer Support

  • Support Process
  • Software Downloads
  • Computing Platform Support
  • University Software Program
  • Customer Support Contacts
Training

Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers or at your site. We also offer self-paced online courses. Overview

Course Delivery Methods

  • Instructor-Led Training
  • Online Training
  • Get Cadence Certified

Regional Training Information

  • China
  • Europe, Middle East, and Africa
  • India
  • Japan
  • Korea
  • North America
  • Singapore
  • Taiwan

A Great Place to Do Great Work!

Sixth year on the FORTUNE 100 list

Our Culture Join The Team
  • Products
  • Custom IC and RF
  • Digital Design and Signoff
  • IC Package
  • IP
  • PCB Design
  • System Analysis
  • Verification
  • All Products
  • Company
  • About Us
  • Leadership Team
  • Investor Relations
  • Alliances
  • Careers
  • Cadence Academic Network
  • Supplier
  • Media Center
  • Events
  • Newsroom
  • Designed with Cadence
  • Blogs
  • Forums
  • Contact Us
  • General Inquiry
  • Customer Support
  • Media Relations
  • Global Office Locator

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2021 Cadence Design Systems, Inc. All Rights Reserved.

Terms of Use Privacy US Trademarks
Connect with us