Filter Results:
- System Design and Verification (157)
- Custom IC - Analog - RF Design (75)
- PCB Design and Analysis (74)
- Digital Design and Signoff (71)
- Simulation and Testbench Verification (40)
- Acceleration and Emulation (30)
- Incisive Specman Elite (28)
- Silicon Signoff (26)
- Palladium XP Series (23)
- Flows SDV (21)
- FPGA-based Prototyping (21)
- Innovus Implementation System (21)
- Block Implementation (21)
- SI PI Analysis (20)
- Software-driven Verification (19)
- Protium FPGA-Based Prototyping Platform (19)
- Incisive Enterprise Simulator (17)
- IC Package Design and Analysis (16)
- Power-Aware Verification Methodology (16)
- Palladium Z1 Series (16)
- Virtuoso Layout Suite (15)
- Synthesis (15)
- Products (15)
- Formal and Static Verification (13)
- 테스트 (13)
- Modus Test Solution (13)
- Circuit Design (12)
- Hierarchical Design and Floor Planning (12)
- Library Characterization (12)
- Layout Design (12)
- Perspec System Verifier (12)
- Tempus Timing Signoff Solution (12)
- Allegro PCB Designer (12)
- Virtual System Platform (12)
- Incisive vManager Solution (11)
- Flows (11)
- Circuit Simulation (10)
- Genus Synthesis Solution (10)
- Liberate Trio Characterization Suite (10)
- Virtuoso ADE Product Suite (10)
- Whiteboard Wednesdays (155)
- Tensilica Processor IP (73)
- Verification IP (71)
- Interface IP (68)
- Image Video Processing (39)
- Simulation VIP (37)
- Accelerated VIP (27)
- Denali Memory IP (27)
- USB IP (24)
- DDR IP (22)
- Memory Models (19)
- PCI Express IP (18)
- Assertion-based IP (18)
- MIPI IP (17)
- ARM AMBA (14)
- MIPI (12)
- HiFi Audio, Voice, Speech (11)
- ConnX Digital Signal Processing (11)
- PCI Express (11)
- MIPI (10)
Tempus Power Integrity “True Signoff”Find silicon performance failures missed with normal IR analysis.
12 Mar 2020
|
Intelligent System DesignLearn how Cadence’s Intelligent System Design strategy leverages computational software expertise so innovators are free to deliver groundbreaking products.
10 Mar 2020
|
Demo: Resolving Common IC Package Electrical ConcernsLearn how IC package designers can conveniently identify electrical problems throughout the design cycle. Following this methodology featuring Allegro Package Designer and Sigrity XtractIM technology, you ...
10 Mar 2020
|
Cadence and Autoware—Partnering to Make Autonomous Vehicles for TomorrowLearn how Autoware collaborated with Cadence to create Autoware, an open source software for automotive applications which helps the industry to optimize development of automotive platforms.
10 Mar 2020
|
Hardware Systems for Digital Hearing AidHolger Blume of the Leibniz University of Hannover’s Institute für Mikroelektronische Systemes discusses how they were able to build next-generation commercially oriented hardware systems for digital heari...
10 Mar 2020
|
1M Processors to Model the Human BrainHow exactly does the human brain work? Stephen Furber of the University of Manchester discusses how they used Cadence Allegro tools to design the chips and boards of their SpiNNaker machine, the largest ne...
10 Mar 2020
|
Design with Cadence to Achieve Your Mission!Find out from the Nuvia leaders how designing with Cadence helps them reimagine silicon design.
10 Mar 2020
|
Chips to Study Natural Intelligence and to Build Artificial IntelligenceThe Institute of Neuroinformatics discusses how they used Cadence tools to process artificial heart beats, muscle movements, and nerve recordings to understand how brains compute.
10 Mar 2020
|
Integrating Video, Radar, and Lidar for Autonomous DrivingSee how Tensillica IP Cores and Protium Prototyping Platform improve safety for people with disabilities.
10 Mar 2020
|
Pushing frequency, power and area with the iSpatial flow to achieve Design ExcellenceYufeng Luo, VP Research and Development at Cadence talks about new innovations in the Cadence digital implementation flow which are helping customers meet or exceed Power, Performance and Area targets on c...
05 Mar 2020
|
|
Display:
|