Filter Results:
- Custom IC - Analog - RF Design (8)
- Innovus Implementation System (5)
- Quantus QRC Extraction (5)
- Tempus Timing Signoff Solution (5)
- Virtuoso ADE Product Suite (4)
- Virtuoso Variety (4)
- Spectre Accelerated Parallel Simulator (4)
- Virtuoso Schematic Editor (4)
- Spectre eXtensive Partitioning Simulator (XPS) (4)
- Voltus IC Power Integrity Solution (4)
- Virtuoso Layout Suite (4)
- Voltus-Fi Custom Power Integrity Solution (4)
- Virtuoso ADE Verifier (3)
- Virtuoso Liberate AMS (3)
- Liberate Trio Characterization Suite (3)
- Spectre Circuit Simulator (3)
- Virtuoso RF Solution (3)
- Genus Synthesis Solution (3)
- Virtuoso Liberate MX (3)
- Spectre RF Option (3)
- Virtuoso Variation Option (3)
- Virtuoso ADE Assembler (3)
- Virtuoso ADE Explorer (3)
- Library Characterization (2)
- Virtuoso Liberate (2)
- Virtuoso Liberate LV (2)
- Virtuoso Analog Design Environment (2)
- Pegasus Verification System (2)
- Physical Verification System (2)
- Virtuoso Layout Suite for Electrically Aware Design (2)
- Spectre X Simulator (2)
- Space-Based Router (2)
- LDE Electrical Analyzer (2)
- Circuit Simulation (1)
- AMS Designer (1)
- Spectre RF Simulation (1)
- Spectre Simulation Platform (1)
- Virtuoso Layout Suite EAD (1)
- Virtuoso Analog Design Environment (1)
- Flows (1)
- Flows - Circuit Design (1)
- Legato Reliability Solution (1)
- Spectre AMS Designer (1)
- Circuit Simulation (1)
- Electromagnetic Analysis (1)
- Layout Co-Design (1)
- Layout Design (1)
- Virtuoso Layout Suite EAD (1)
- What's New in Virtuoso (1)
- Layout Verification (1)
- Physical Verification System (1)
- Virtuoso Integrated Physical Verification System (1)
- Mixed Signal Design (1)
- Virtuoso Analog Design Environment (1)
- Virtuoso Schematic Editor (1)
- Virtuoso Schematic Editor (1)
- Virtuoso Visualization and Analysis (1)
- Spectre Accelerated Parallel Simulator (1)
- Spectre Circuit Simulator (1)
- Spectre eXtensive Partitioning Simulator (XPS) (1)
- Digital Design and Signoff (1)
- Block Implementation (1)
- Flows (1)
- Advanced Node (1)
- Synthesis (1)
- Spectre RF Option (1)
- Silicon Signoff (1)
- Celebrate 25 Years Of Virtuoso (1)
- Characterization (1)
- Library Validation (1)
- Quickview Signoff Data Analysis Environment (1)
- Process Variation Modeling (1)
- Circuit Design (1)
- Virtuoso AMS Designer (1)
|
17 Result(s) Found
|
Cadence and National Instruments Enter into Strategic Alliance Agreement to Enhance Electronic System InnovationNational Instruments Corporation and Cadence Design Systems, Inc. announced a system innovation strategic alliance to create an integrated design to test flow, leveraging reusable data and test IP from ele...
02 Dec 2019
|
Cadence Digital and Signoff Full Flow and Custom/Analog Tools Certified for TSMC N6 and N5/N5P Process TechnologiesCadence announced that its digital and signoff full flow and custom/analog tools have achieved certification on TSMC’s N6 and N5/N5P process technologies.
25 Sep 2019
|
Cadence Presented with Four 2019 TSMC Partner of the Year AwardsCadence today announced that it has been presented with four TSMC Partner of the Year awards at the TSMC 2019 Open Innovation Platform® (OIP) Ecosystem Forum.
30 Oct 2019
|
Cadence Expands Virtuoso Platform with Enhanced System Design, Advanced Node Support down to 5nm, and Simulation-Driven LayoutCadence introduced major enhancements to its Cadence® Virtuoso® custom IC design platform that improve electronic system and IC design productivity.
10 Apr 2018
|
Cadence Collaborates with TSMC to Advance 5nm and 7nm+ Mobile and HPC Design InnovationCadence announced its continued collaboration with TSMC to further 5nm and 7nm+ FinFET design innovation for mobile and high-performance computing (HPC) platforms.
01 May 2018
|
Cadence Achieves EDA Certification for TSMC 5nm and 7nm+ FinFET Process Technologies to Facilitate Mobile and HPC Design CreationCadence announced its continued collaboration with TSMC to certify its design solutions for TSMC 5nm and 7nm+ FinFET process technologies for mobile and high-performance computing (HPC) designs.
01 Oct 2018
|
Cadence Collaborates with TSMC to Accelerate 5nm FinFET Innovation, Enabling Next-Generation SoC Production DesignCadence announced that it has collaborated with TSMC to enable customers’ production delivery of next-generation SoC designs for mobile, HPC, 5G and AI applications on TSMC’s 5nm FinFET process technology.
22 Apr 2019
|
Global Unichip: 20nm Testchip Tapeout with Cadence and TSMCWatch this video for insights into Global Unichip's successful tapeout of a 20nm testchip with Cadence and TSMC. Albert Li, marketing director at Global Unichip, talks about the collaborative effort and ov...
01 Jun 2016
|
STMicroelectronics Automates Full Custom Analog Layout Flow Using ConstraintsSTMicroelectronics needed to address these challenges and automate its full custom analog layout flow. Preeti Kapoor, a design engineer at the company, talks about using design constraints (specifically, m...
22 Aug 2015
|
Virtuoso Technology for Advanced Process NodesJeremiah Cessnas presentation on Challenges and solutions for 20nm and below Custom design. There is a challenge in Investment in Advanced Technologies, Manufacturing Complexity, Example of solutions is Vi...
26 Aug 2015
|
|
Display:
|