Cadence Perspec System Verifier Delivers Up to 10X Productivity Improvement in System-on-Chip Verification

HIGHLIGHTS:

• Reduces complex use-case scenario development effort for SoC verification from weeks to days
• Automates traditionally manual, and often complex, system-level coverage-driven test development
• Improves SoC quality by accelerating the development of complex software-driven tests and integrated debug to reproduce, find and fix complex SoC-level bugs

Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced the Cadence® Perspec ™ System Verifier platform for use-case scenario-based software-driven system-on-chip (SoC) verification. Using an intuitive graphical specification of system-level verification scenarios and a definition of the SoC topology and actions, this new verification solution automates system-level coverage-driven test development using constraint-solving technology, delivering up to 10X productivity improvement in SoC verification versus typical manual test development. A part of the Cadence System Development Suite, Perspec System Verifier reduces complex test development from weeks to days, while also allowing design teams to reproduce, find and fix complex bugs to improve overall SoC quality.

Perspec System Verifier is currently available. For more information, visit www.cadence.com/news/perspec.

Perspec System Verifier delivers increased productivity and SoC quality through several key features, including:

• A Unified Modeling Language (UML) based view of system-level actions and resources that, combined with powerful solver technology, creates an intuitive view of complex and hard-to-test system-level use-case interactions
• Solver technology, which automates the generation of portable tests to deliver complete coverage of system-level scenarios based on chip constraints and the scope of the scenarios to verify SoC-level features for functionality, performance and power
• Tests that run on all pre-silicon verification platforms including simulation, acceleration and emulation, and virtual and FPGA prototyping, which can be further used to validate actual silicon

"Today's verification teams face a challenge in that the bottom-up approach to IP verification does not extend to the SoC level, and they are looking for an opportunity to move to top-down scenario-based verification in order to extend traditional approaches like UVM and achieve better coverage," said Charlie Huang, executive vice president, Worldwide Field Operations and System & Verification Group at Cadence. "With its SoC-level constraint-solving technology, Perspec System Verifier is enabling our customers to create tests previously not feasible, increasing their confidence that they are meeting SoC functional requirements while speeding time to market."