- Home
- :
- トレーニング
- :
- All Courses
- :
- Analog Modeling with Verilog-A vSPECTRE17.1 (Classroom)
Analog Modeling with Verilog-A vSPECTRE17.1 (Classroom)
日付 | バージョン | 国 | 場所 | |
---|---|---|---|---|
09 - 11 Dec 2019 | MMSIM13.1 | フランス | Velizy-Paris フランス |
ENROLL |
Scheduled upon demandOn demand | お問い合せINQUIRE |
Express Interest
SELF PACED ONLINE TRAINING
Online Training Subscription
Multiple online courses of one or more technology groups, for 12 months unlimited, per student
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus