Cadence is committed to keeping design teams highly productive. A range of support offerings and processes helps Cadence users focus on reducing time-to-market and achieving silicon success. Overview
- Production-proven over thousands of tapeouts
- Reduced debug time with powerful and intuitive, interactive debugging solutions
- In-memory integration with Virtuoso environment reduces full-chip verification iterations and improves productivity
Cadence® Physical Verification System (PVS) is the premier signoff solution enabling in-design and back-end physical verification, constraint validation, and reliability checking. The system integrates with industry-standard Cadence Virtuoso® custom/analog, Cadence Innovus™ digital design, and mixed-signal flows. This provides you with an end-to-end design and signoff physical verification solution integrated with all Cadence tools.
With PVS, you can complete advanced-node design signoff checks (DRC and LVS) with peace of mind. Foundries provide the PVS rule decks, and PVS provides efficient, comprehensive debug tools to reduce debug time and increase productivity. This solution supports advanced process node technologies (such as double patterning, triple patterning, quadruple patterning, 3D-IC, FinFET rules, advanced device extraction, and more), and it extends physical verification technology into design reliability checking and constraint validation. PVS also offers a distributed processing capability that greatly accelerates throughput without requiring specialized hardware.
Get the most out of your investment in Cadence technologies through a wide range of training offerings. We offer instructor-led classes at our training centers or at your site. We also offer self-paced online courses. Overview