Filter Results:
- System Design and Verification (309)
- Digital Design and Signoff (262)
- Custom IC - Analog - RF Design (181)
- PCB Design and Analysis (141)
- Innovus Implementation System (131)
- Tempus Timing Signoff Solution (102)
- Quantus QRC Extraction (93)
- Voltus IC Power Integrity Solution (72)
- Silicon Signoff (70)
- Palladium Z1 Series (67)
- Palladium XP Series (67)
- IC Package Design and Analysis (64)
- Simulation and Testbench Verification (62)
- Genus Synthesis Solution (61)
- Incisive Enterprise Simulator (54)
- Block Implementation (47)
- Acceleration and Emulation (47)
- Incisive Specman Elite (47)
- Virtuoso Layout Suite (46)
- Physical Verification System (43)
- Modus Test Solution (41)
- Virtuoso ADE Product Suite (40)
- Synthesis (37)
- Circuit Design (37)
- PCB Layout (36)
- Voltus-Fi Custom Power Integrity Solution (35)
- Protium FPGA-Based Prototyping Platform (35)
- Allegro PCB Designer (35)
- Virtuoso Analog Design Environment (35)
- Circuit Simulation (34)
- Sigrity SystemSI (33)
- FPGA-based Prototyping (33)
- Library Characterization (33)
- Formal and Static Verification (33)
- JaperGold Verification Platform (32)
- Virtuoso Schematic Editor (31)
- Spectre Accelerated Parallel Simulator (29)
- Perspec System Verifier (29)
- Virtuoso ADE Assembler (28)
- SI PI Analysis Integrated Solution (28)
- Virtuoso Liberate (26)
Ambarella Creating Smarter Vision Systems of TomorrowAmbarella keeps pace with the shrinking window of opportunity by accelerating their design process and minimizing time to market by using the Cadence Clarity 3D Solver.
08 Jul 2020
|
Reduce Iterations, Achieve Faster Design Closure Time with Innovus Implementation and Tempus ECO OptionThe Cadence® Tempus™ Timing Signoff Solution is integrated with the Innovus™ Implementation System where it drives signoff-accurate and physically aware timing ECO that significantly shortens time to marke...
07 Jul 2020
|
Cadence Announces Second Quarter Financial Results WebcastCadence Design Systems, Inc. (Nasdaq: CDNS) will hold its second quarter financial results webcast on Monday, July 20, 2020 … Participating on the webcast will be Lip-Bu Tan, chief …
02 Jul 2020
|
Clarity 3D SolverCadence Clarity 3D Solver for electromagnetic analysis of your high performance signal paths and connectors, with 10x capacity and performance advantage with near linear scalability, and accuracy nearing p...
01 Jul 2020
|
Computational Software for Intelligent System Design半導体の設計は、長い間EDA（Electronic Design Automation）開発の基盤として培われたComputational Software技術に支えられてきました。ケイデンスのIntelligent System Design戦略の下、システム設計・解析技術の革新およびAI/DL（ディープラーニング）の活用を進めていく中で、Computational Softwareはますます重要になって...
30 Jun 2020
|
Application Engineer_R30632_2020.pdfシステム・機能検証担当アプリケーション・エンジニア … 電気・電子を専攻した方、またはそれに準じる経験、知識をお持ちの方で、新しい事に意欲的 にチャレンジ出来る方 … 3年以上の HDL設計・検証の業務経験を持つ方
EDAツールを利用した機能検証の経験がある方
業務を効率良く行うためのプログラミング・スキルを持つ方 (シェル、C/C++, Perl …
471 KB
|
Memory and I/O Adapter for Palladium Z1 PlatformMemory and I/O Adapter
for Palladium Z1 Platform
Full system-verification solution … ®
The Cadence Memory and I/O adapter provides a simple and efficient interface that enables …
172 KB
|
virtuoso-variation-option-ds-jp.pdfVirtuoso Variation Option
Advanced statistical exploration of your design … ® ®
Cadence Virtuoso Variation Option は、Virtuoso ADE Assemblerおよび Virtuoso ADE Verifierの統計
ばらつき解析をより高度な解析を可能 …
705 KB
|
virtuoso-ade-assembler-ds-jp.pdfVirtuoso ADE Assembler
Extensive design exploration, simulation, and verification … ® ®
Cadence Virtuoso ADE Assembler は、Virtuoso ADE Explorer の機能を拡張した、すべての動作点、プ
ロセス、環境条件にわたりデザインを完全に検証 …
669 KB
|
spectre-x-simulator-ds-jp.pdfSpectre X Simulator
Verify your largest designs with analog precision … ® ®
Cadence Spectre X Simulator は、大規模検証シミュレーションの課題を解決し、最大 10倍の速度向上と
5 倍の規模の改善、および、クラウド・コンピューティングにおけるスケーラビリティと大規模 …
507 KB
|
|
Display:
|