Filter Results:
- System Design and Verification (303)
- Digital Design and Signoff (228)
- Custom IC - Analog - RF Design (175)
- PCB Design and Analysis (147)
- Innovus Implementation System (107)
- Quantus QRC Extraction (80)
- Tempus Timing Signoff Solution (80)
- Palladium XP Series (65)
- IC Package Design and Analysis (61)
- Silicon Signoff (61)
- Simulation and Testbench Verification (60)
- Voltus IC Power Integrity Solution (59)
- Palladium Z1 Series (57)
- Incisive Enterprise Simulator (54)
- Genus Synthesis Solution (48)
- Incisive Specman Elite (45)
- Virtuoso Layout Suite (42)
- Acceleration and Emulation (41)
- Block Implementation (39)
- PCB Layout (38)
- Physical Verification System (38)
- Protium FPGA-Based Prototyping Platform (37)
- Allegro PCB Designer (37)
- Modus Test Solution (37)
- Circuit Design (36)
- Virtuoso ADE Product Suite (35)
- Virtuoso Analog Design Environment (35)
- Formal and Static Verification (34)
- Circuit Simulation (33)
- Sigrity SystemSI (31)
- Voltus-Fi Custom Power Integrity Solution (30)
- Incisive vManager Solution (30)
- Library Characterization (29)
- SI PI Analysis Integrated Solution (28)
- Synthesis (28)
- FPGA-based Prototyping (27)
- Virtuoso ADE Assembler (27)
- Virtuoso Schematic Editor (27)
- Xcelium Parallel Simulator (26)
- Virtuoso ADE Explorer (26)
- Perspec System Verifier (25)
|
2,331 Result(s) Found
|
Master Learning MapsCadence Training Services learning maps provide a comprehensive visual overview of the learning
opportunities for Cadence customers … They provide recommended course flows as well …
734 KB
|
2019-2020 Cadence Compute Platform RoadmapOS Version 6.5+ 7 8 11 SP4
12 14.04 6.5+ 7 8 Win 7
Win 10
Server 2012
Server 2016
7.2 8.1 7.4+ 8 … Add RHEL 8 and CentOS 8 support (x86 … EOL RHEL 6 and CentOS 6 support (x86 …
82 KB
|
HowtoConnect2020.pdfSPB オンラインセミナーの接続手順を説明致します … 本資料を参考にオンラインセミナーに参加して頂ければ幸いです … 受信したメールに記載されている Webex参加URLを、お使いのWeb ブラウザーで開きます … 以下のようなページが表示されます … Webex をご利用済みの方は、そのまま青色の Join Now ボタン をクリックし、
手順 5 へ進...
865 KB
|
ケイデンス、National Instruments傘下AWR Corporationの買収を完了ケイデンス・デザイン・システムズ社（本社：米国カリフォルニア州サンノゼ市、以下、ケイデンス）は、1月15日(米国現地時間) 、National Instruments傘下のAWR Corporation (以下AWR)の買収が完了したことを発表しました … ARWの高周波RF向けEDAソフトウェア技術及びチームメンバーの加入により、ケイデンスの５G RF通信向け …
16 Jan 2020
|
Cadence Academic Network - Chips to Study Natural Intelligence and to Build Artificial IntelligenceThe Institute of Neuroinformatics discusses how they used Cadence tools to process artificial heart beats, muscle movements, and nerve recordings to understand how brains compute.
15 Jan 2020
|
Cadence Academic Network - Hardware Systems for Digital Hearing AidHolger Blume of the Leibniz University of Hannover’s Institute für Mikroelektronische Systeme discusses how they were able to build next-generation commercially oriented hardware systems for digital hear a...
15 Jan 2020
|
Cadence Academic Network - Integrating Video, Radar, and Lidar for Autonomous DrivingHear Holger Blume of the University of Hannover’s Institute für Mikroelektronische Systeme discuss how they were able to integrate video, radar, lidar, and other sensors in their autonomous driving project...
15 Jan 2020
|
Cadence Academic Network - 1M Processors to Model the Human BrainHow exactly does the human brain work? Stephen Furber of the University of Manchester discusses how they used Cadence Allegro tools to design the chips and boards of their SpiNNaker machine, the largest ne...
15 Jan 2020
|
Integrating Video, Radar, and Lidar for Autonomous DrivingHear Holger Blume of the University of Hannover’s Institute für Mikroelektronische Systeme discuss how they were able to integrate video, radar, lidar, and other sensors in their autonomous driving project...
15 Jan 2020
|
ケイデンス、5nmおよび7nm設計に関してBroadcomとの協業を拡大ケイデンスのデジタルテクノロジーを使用した7nm設計の成功を通して協業を拡大
ケイデンスのデジタルインプリメンテーションソリューションおよびテクノロジーリーダーシップにより、7nmおよび5nmプロセスにおける設計向けツールの使用拡大を促進 … ケイデンス・デザイン・システムズ社（本社：米国カリフォルニア州サンノゼ市、以下、ケイデンス）は、1月14日(米国現地 …
15 Jan 2020
|
|
Display:
|