Filter Results:
- Digital Design and Signoff (120)
- Innovus Implementation System (106)
- Tempus Timing Signoff Solution (82)
- System Design and Verification (79)
- Quantus QRC Extraction (78)
- Voltus IC Power Integrity Solution (66)
- Genus Synthesis Solution (48)
- Custom IC - Analog - RF Design (44)
- Physical Verification System (40)
- Palladium Z1 Series (32)
- Voltus-Fi Custom Power Integrity Solution (31)
- Modus Test Solution (25)
- Virtuoso ADE Product Suite (24)
- PCB Design and Analysis (24)
- Virtuoso Layout Suite (23)
- Virtuoso Schematic Editor (23)
- Palladium XP Series (22)
- Silicon Signoff (21)
- IC Package Design and Analysis (20)
- Spectre Accelerated Parallel Simulator (20)
- Spectre eXtensive Partitioning Simulator (XPS) (20)
- JaperGold Verification Platform (19)
- Block Implementation (17)
- Incisive Enterprise Simulator (17)
- Conformal Low Power (16)
- Virtuoso Analog Design Environment (16)
- LDE Electrical Analyzer (16)
- CMP Predictor (16)
- Virtuoso ADE Assembler (16)
- Virtuoso Liberate (15)
- Spectre Circuit Simulator (15)
- Virtuoso Liberate MX (14)
- Xcelium Parallel Simulator (14)
- Virtuoso ADE Explorer (14)
- Virtuoso ADE Verifier (14)
- Virtuoso Liberate AMS (13)
- Perspec System Verifier (13)
- Litho Physical Analyzer (13)
- Virtuoso Variety (12)
- Sigrity PowerDC (12)
- Library Characterization (12)
- Incisive vManager Solution (12)
- Protium S1 FPGA-Based Prototyping Platform (11)
- Synthesis (11)
- Virtuoso Liberate LV (11)
- Conformal Overview (10)
- Circuit Simulation (10)
- Palladium Hybrid (10)
- Palladium Dynamic Power Analysis (10)
- Virtuoso RF Solution (10)
- OrbitIO Interconnect Designer (10)
- Spectre Accelerated Parallel Simulator (9)
- Space-Based Router (9)
- Sigrity SystemSI (9)
- Sigrity XtractIM (9)
- XCitePI (9)
- Accelerated VIP (9)
- Emulation Development Kit (9)
- Indago Debug Platform (9)
- Liberate Trio Characterization Suite (9)
- Protium FPGA-Based Prototyping Platform (9)
- Spectre Accelerated Parallel Simulator (9)
- System Development Suite (8)
- QuickCycles Service (8)
- Virtual JTAG Debug Interface (8)
- Xcelium Simulation on Arm-Based Servers (8)
- Incisive Specman Elite (8)
- Spectre RF Simulation (8)
- Simulation and Testbench Verification (8)
Cadence Announces Second Quarter Financial Results WebcastCadence Design Systems, Inc. (Nasdaq: CDNS) will hold its second quarter financial results webcast on Monday, July 20, 2020 … Participating on the webcast will be Lip-Bu Tan, chief …
Released Date: 02 Jul 2020 |
ケイデンス、TSMCおよびMicrosoftと協業、 クラウド活用により半導体デザインのタイミングサインオフにかかる時間を短縮Cadence today announced the results of a three-way collaboration with TSMC and Microsoft focused on utilizing cloud infrastructure to reduce semiconductor design signoff schedules.
Released Date: 16 Jun 2020 |
Efinix Completes Trion FPGA Family for Edge Computing, AI/ML and Vision Processing Applications Using Cadence Digital Full Flow SolutionCadence announced that Efinix successfully utilized the Cadence digital full flow solution to complete the first wave of its Trion family of field programmable gate arrays (FPGAs), which are used in edge c...
Released Date: 09 Jun 2020 |
Cadence Appoints Alinka Flaminia as Chief Legal OfficerCadence announced the appointment of Alinka Flaminia as its senior vice president, chief legal officer and corporate secretary.
Released Date: 08 Jun 2020 |
ケイデンスのデジタル設計およびカスタム/アナログ設計EDAフローが TSMCのN6およびN5プロセステクノロジで認証を取得Cadence announced that its digital full flow and custom/analog tool suites have been further enhanced to deliver optimal results on TSMC’s N6 and N5 process technologies.
Released Date: 03 Jun 2020 |
Ambarella、AIビジョンプロセッサー開発にCadence Clarity 3D Solverを採用Cadence announced that Ambarella, Inc. has adopted the Cadence Clarity 3D Solver for design of their next-generation AI vision processors.
Released Date: 02 Jun 2020 |
ケイデンス、Arm Cortex-A78およびCortex-X1 CPU搭載モバイル機器開発向けに デジタル設計フルフローおよびVerification Suiteを最適化Cadence announced that it has broadened its long-standing collaboration with Arm to advance the development of mobile devices based on the Arm Cortex-A78 and Cortex-X1 CPUs.
Released Date: 27 May 2020 |
Cadence's Lip-Bu Tan to Present at Bank of America Virtual ConferenceLip-Bu Tan, chief executive officer, Cadence Design Systems, Inc. (Nasdaq: CDNS … Mr. Tan will participate in a virtual fireside chat at the virtual Bank of America 2020 Global …
Released Date: 20 May 2020 |
ケイデンス、オートモーティブ、ハイパースケールデータセンター、モバイルなどの アプリケーションに向け、10種類の新しい検証IPを発表Cadence today announced the availability of 10 new VIP solutions that allow engineers to quickly and effectively verify their designs to meet the specifications for the latest standards protocols.
Released Date: 20 May 2020 |
ケイデンス、TSMC N7およびN6プロセスに向け 56G Long-Reach PAM4 SerDes を発表、設計IPポートフォリオを拡張Cadence announced the availability of 56G long-reach SerDes IP on TSMC’s N7 and N6 process technologies.
Released Date: 19 May 2020 |
|
Display:
|