Filter Results:
- Digital Design and Signoff (118)
- Innovus Implementation System (104)
- Tempus Timing Signoff Solution (79)
- System Design and Verification (78)
- Quantus QRC Extraction (75)
- Voltus IC Power Integrity Solution (64)
- Genus Synthesis Solution (46)
- Custom IC - Analog - RF Design (44)
- Physical Verification System (40)
- Palladium Z1 Series (31)
- Voltus-Fi Custom Power Integrity Solution (30)
- Modus Test Solution (25)
- PCB Design and Analysis (24)
- Virtuoso Layout Suite (23)
- Virtuoso ADE Product Suite (23)
- Virtuoso Schematic Editor (22)
- Palladium XP Series (22)
- Silicon Signoff (21)
- IC Package Design and Analysis (20)
- Spectre Accelerated Parallel Simulator (20)
- Spectre eXtensive Partitioning Simulator (XPS) (20)
- JaperGold Verification Platform (18)
- Incisive Enterprise Simulator (17)
- Block Implementation (17)
- LDE Electrical Analyzer (16)
- Conformal Low Power (16)
- CMP Predictor (16)
- Virtuoso ADE Assembler (16)
- Virtuoso Analog Design Environment (16)
- Spectre Circuit Simulator (15)
- Virtuoso Liberate (14)
- Virtuoso ADE Explorer (14)
- Virtuoso Liberate MX (14)
- Virtuoso ADE Verifier (14)
- Litho Physical Analyzer (13)
- Xcelium Parallel Simulator (13)
- Virtuoso Liberate AMS (13)
- Incisive vManager Solution (12)
- Perspec System Verifier (12)
- Library Characterization (12)
- Sigrity PowerDC (12)
- Virtuoso Variety (12)
- Protium S1 FPGA-Based Prototyping Platform (11)
- Virtuoso Liberate LV (11)
- Conformal Overview (10)
- Palladium Dynamic Power Analysis (10)
- Virtuoso RF Solution (10)
- OrbitIO Interconnect Designer (10)
- Synthesis (10)
- Circuit Simulation (10)
- Palladium Hybrid (10)
- XCitePI (9)
- Emulation Development Kit (9)
- Sigrity XtractIM (9)
- Accelerated VIP (9)
- Space-Based Router (9)
- Sigrity SystemSI (9)
- Spectre Accelerated Parallel Simulator (9)
- Liberate Trio Characterization Suite (9)
- Indago Debug Platform (9)
- Protium FPGA-Based Prototyping Platform (9)
- Spectre Accelerated Parallel Simulator (9)
- SiP Layout (8)
- Sigrity PowerSI 3D EM Full-Wave Extraction Option (8)
- Legato Reliability Solution (8)
- Spectre RF Simulation (8)
- Circuit Design (8)
- Joules RTL Power Solution (8)
- Allegro PCB Designer (8)
- QuickCycles Service (8)
- SpeedBridge Adapters (8)
Cadence Announces First Quarter 2020 Financial Results WebcastCadence to announce first quarter 2020 financial results via webcast with Lip-Bu Tan, Chief Executive Officer, and John Wall, Senior Vice President and Chief Financial Officer.
Released Date: 03 Apr 2020 |
ケイデンスのデジタル設計フルフロー、マシンラーニングを活用し、 QoR改善、設計スループット最大3倍高速化の実現に向け最適化Cadence announced that the new release of the Cadence digital full flow—proven with hundreds of completed advanced-node tapeouts—has been enhanced to further optimize power, performance and area (PPA) resu...
Released Date: 18 Mar 2020 |
Cadence Elects Ita Brennan and Lewis Chew to Board of DirectorsCadence announced the election of Ita Brennan and Lewis Chew to its board of directors, effective March 15, 2020.
Released Date: 16 Mar 2020 |
Cadence Tensilica HiFi IPがTensorFlow Lite for Microcontrollersに対応し、 AIの展開を加速Cadence announced that software for Cadence Tensilica HiFi digital signal processors (DSPs) has been optimized to efficiently execute TensorFlow Lite for Microcontrollers, part of the TensorFlow end-to-end...
Released Date: 12 Mar 2020 |
ケイデンス、ネットワーク、クラウド、データセンターエレクトロニクス に関してSTMicroelectronicsと協業STMicroelectronics、56G-VSR SerDes SoCのテープアウトを完了し、 新規112G長距離伝送用SerDes開発の優先パートナーとしてケイデンスを選択 … ケイデンス・デザイン・システムズ社（本社：米国カリフォルニア州サンノゼ市、以下、ケイデンス）は、3月9日(米国現地時間) 、STMicroelectronicsがネットワーク …
Released Date: 10 Mar 2020 |
Cadence Collaborates with STMicroelectronics on Networking, Cloud and Data Center ElectronicsCadence announced it has been working together with STMicroelectronics to tape out a 56G very short-reach (VSR) SerDes in 7nm for a system on chip (SoC) targeted at the networking, cloud and data center ma...
Released Date: 09 Mar 2020 |
Dover Microsystems and Cadence Partner to Deliver Secure Processing with Silicon-Layer Security for Mission-Critical ApplicationsCadence and Dover Microsystems today announced a partnership to deliver a solution that enables the development of secure processing for aerospace and defense applications.
Released Date: 05 Mar 2020 |
ケイデンス、複数のプロトコルに対応する業界初のPHY VIPを発表PCIe 5.0、USB3/4、DDR5、LPDDR5、HBMおよびMIPI CSI-2、DSI 2.0など複雑な プロトコルの物理レイヤーを網羅的かつ高速に検証することが可能な新しい検証IP … ケイデンス・デザイン・システムズ社（本社：米国カリフォルニア州サンノゼ市、以下、ケイデンス）は、2月26日(米国現地時間) 、業界初のPHY (物理レイヤー) 対応 …
Released Date: 27 Feb 2020 |
ケイデンス、複数のプロトコルに対応する業界初のPHY VIPを発表Cadence today announced the availability of the industry’s first Verification IP (VIP) for physical layer (PHY) verification.
Released Date: 26 Feb 2020 |
Cadence Named by Fortune and Great Place to Work as One of the 2020 Fortune 100 Best Companies to Work ForCadence makes the list for the sixth consecutive year and ranks #82 in 2020 … SAN JOSE, Calif., February 18, 2020—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that …
Released Date: 18 Feb 2020 |
|
Display:
|