Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
講師：米国ケイデンス・デザイン・システムズ社 Jasper R&D, Sr Group Director Rajeev Ranjan
Jasper R&D, Vice President Ziyad Hanna
14:00
｜
14:30
Jasper User Group Conference (JUG) 2018ご紹介
今年も10月にケイデンス本社でJasper Users Group Conferenceが開催され、ユーザ発表が12件（その他1件）行われました。今年は日本も含み、アジアからの発表は例年より多くありました。発表内容もデザイナーアプリからポストシリコンデバッグ事例、フォーマルサインオフからハイレベルシンセシスでの運用事例等々、多岐にわたりました。本セッションでは各発表の概要等をご紹介します。
（JUG2018での発表事例原文についてはこちらをご覧ください）
講師：日本ケイデンス・デザイン・システムズ社
フィールドエンジニアリング＆サービス本部 銭 鏡
14:30
｜
15:20
Improve Efficiency of CDC Validation Using Metastability-injected Simulation
