Jasper Formal Expert Training

Length: 2.5 Days (20 hours)

Become Cadence Certified

Course Description

This course is intended for users of Jasper^® wishing to improve Formal Verification Performance by using advanced techniques. There is a 50/50 split between lectures and hands-on labs, which allows the user to gain experience with the advanced techniques discussed in the course. Advanced property development techniques are shown with numerous real-life code examples utilizing techniques such as non-determinism, relaxed checks, reducing formal complexity in general and for liveness properties and fairness constraints, data tagging and more. In addition, how to detect, debug and fix over-constraining arising from conflicts and deadends is discussed. This course also covers how to make abstractions and reductions of the DUT to improve formal performance and how to use tool features to understand where design complexity is coming from and hence address how to reduce it. Finally, the course teaches methods of how to couple a design abstraction with a specialized checker to achieve better performance. Implementation of different kinds of formal scoreboards is discussed: for example, CAM tables and Fuzzy Scoreboards.

Learning Objectives

After attending the course, you will be able to:

• Write simple and efficient assertions with a small complexity footprint
• Write effective deadlock assertions with both safety and liveness semantics
• Recognize and deal with deadends and conflicts in a formal environment
• Identify the different complexities in a formal testbench
• Apply abstraction and reduction techniques to deal with the complexities of a formal testbench
• Create formal friendly checkers using checker abstraction techniques
• Apply checker abstraction techniques to deliver an efficient Formal Scoreboard

Software Used in This Course

• Jasper
• VIP Catalog (VIPCAT113)

Software Release(s)

JASPER2209 VIPCAT11.3-086

Modules in this Course

• Advanced Property Development
  • Non-Determinism
  • Data Tagging
  • Relaxed Checks
  • Forward Progress
  • Liveness
  • Conflict & Dead-End Detection and Debug
• Design Abstraction and Reduction
  • Abstraction vs. Reduction
  • Identify Complexity Hot Spots
  • Case Split
  • Design Reductions
  • Cutpoints and Abstract Models
  • Hot-Starting: Initial-Value Abstractions (IVAs)
  • Coupling Design & Checker Abstraction
• Checker Abstraction
  • Coupling Abstractions with Checkers
  • Location-Based Abstractions
  • Signature-Based Abstractions
  • Combining Location and Signature Methods
  • Formal Scoreboards

Audience

• Verification Engineers and Designers who wish to use advanced techniques in order to improve Formal Verification Performance

Prerequisites

You must have 3 months of experience with SVA and Jasper

OR

You must have completed both of the following courses:

• SystemVerilog Assertions
• Jasper Formal Fundamentals

Related Courses

• SystemVerilog Assertions
• SystemVerilog for Design and Verification
• Jasper Formal Fundamentals

Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.