Voltus Power Grid Analysis and Signoff with Stylus Common UI

Length : 2 days

Course Description

This is an Engineer Explorer course for designers who need a comprehensive and detailed understanding of power-rail analysis for advanced processes.

In this two-day course, you explore the need for power-rail analysis and use the Cadence^® Voltus^™ IC Power Integrity Solution with Stylus CUI software to run static and dynamic power and rail analysis. On the first day, you import design data and run some design sanity checks. You also run early rail analysis using the Innovus^™ Stylus Implementation System. You then create the technology library and power-grid view libraries. On the second day, you run static power and rail analysis. You also run dynamic power and rail analysis and explore more advanced power-rail analysis and decap optimization.

This course is based on the Stylus Common UI, which is a limited release in Voltus Power Grid Analysis and Signoff 19.1. Please consult with your Cadence AE before deciding to take this course, which is based on the Stylus UI, or the course titled Voltus Power Grid Analysis and Signoff, which is based on the Legacy UI.

Learning Objectives

After completing this course, you will be able to:

• Run early rail analysis to detect problems in the early stage of the design
• Discover the input data that is required for power-grid analysis and run design data sanity checks
• Run signoff power-grid analysis and explore how it fits within the design flow
• Generate power-grid libraries for power-grid analysis
• Run static and dynamic power and rail analysis
• View the results of static and dynamic power and rail analysis and debug power-grid issues

Software Used in This Course

• Voltus IC Power Integrity Solution with Stylus CUI
• Innovus Implementation System with Stylus CUI

Software Release(s)

SSV191, INNOVUS191

Modules in this Course

• Introduction to Voltus IC Power Integrity Solution in Stylus CUI Mode
• Design Data Importing and Sanity Checks
• Early Rail Analysis
• Power-Grid View Library Generation
• Static Power and Rail Analysis
• Dynamic Power and Rail Analysis

Audience

• Analog/Mixed-Signal IC Designers
• Custom Circuit Designers
• Design Engineers
• Digital IC Designers
• IC Designers
• Place and Route Designers
• Verification Engineers

Prerequisites

You must have experience with:

• Digital place-and-route tools
• UNIX or Linux OS

Related Courses

Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.