Home
  • Products
  • Solutions
  • Support
  • Company
  • EN US
    • SELECT YOUR COUNTRY OR REGION

    • China - 简体中文
    • Japan - 日本語
    • Korea - 한국어
    • Taiwan - 繁體中文

DESIGN EXCELLENCE

  • Digital Design and Signoff
  • Custom IC
  • Verification
  • IP
  • IC Package

SYSTEM INNOVATION

  • System Analysis
  • Embedded Software
  • PCB Design

PERVASIVE INTELLIGENCE

  • AI / Machine Learning
  • AI IP Portfolio

CADENCE CLOUD

VIEW ALL PRODUCTS

Digital Design and Signoff

Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

PRODUCT CATEGORIES

  • Logic Equivalence Checking
  • SoC Implementation and Floorplanning
  • Functional ECO
  • Low-Power Validation
  • Synthesis
  • Power Analysis
  • Constraints and CDC Signoff
  • Silicon Signoff and Verification
  • Library Characterization
  • Test

FEATURED PRODUCTS

  • Genus Synthesis Solution
  • Conformal Smart LEC
  • Innovus Implementation System
  • Tempus Timing Signoff Solution
  • Pegasus Verification System
  • RESOURCES
  • Flows

Custom IC / Analog / RF Design

Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

PRODUCT CATEGORIES

  • Circuit Design
  • Circuit Simulation
  • Layout Design
  • Layout Verification
  • Library Characterization
  • RF / Microwave Solutions

FEATURED PRODUCTS

  • Spectre X Simulator
  • Virtuoso RF Solution
  • Virtuoso Layout Suite
  • Virtuoso ADE Product Suite
  • Virtuoso Advanced Node
  • Voltus IC Power Integrity Solution
  • RESOURCES
  • Flows

System Design and Verification

Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.

PRODUCT CATEGORIES

  • Debug Analysis
  • Emulation
  • Formal and Static Verification
  • FPGA-Based Prototyping
  • Planning and Management
  • Simulation
  • Software-Driven Verification
  • Verification IP
  • System-Level Verification IP

FEATURED PRODUCTS

  • vManager Verification Management
  • JasperGold Formal Verification Platform
  • Xcelium Logic Simulation
  • Palladium Z1 Enterprise Emulation Platform
  • Protium X1 Enterprise Prototyping Platform
  • System VIP
  • RESOURCES
  • Flows

IP

An open IP platform for you to customize your app-driven SoC design.

PRODUCT CATEGORIES

  • Interface IP
  • Denali Memory IP
  • Tensilica Processor IP
  • Analog IP
  • System / Peripherals IP
  • Verification IP

IC Package Design and Analysis

Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

PRODUCT CATEGORIES

  • Cross-Platform Co-Design and Analysis
  • IC Package Design
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • Flows

System Analysis

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

PRODUCT CATEGORIES

  • Electromagnetic Solutions
  • RF / Microwave Design
  • Thermal Solutions

FEATURED PRODUCTS

  • Clarity 3D Solver
  • Clarity 3D Transient Solver
  • Celsius Thermal Solver
  • Sigrity Advanced SI
  • Sigrity Advanced PI
  • RESOURCES
  • System Analysis Resources Hub

Embedded Software

PCB Design and Analysis

Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

PRODUCT CATEGORIES

  • Design Authoring
  • PCB Layout
  • Library and Design Data Management
  • Analog/Mixed-Signal Simulation
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • RF / Microwave Design
  • Augmented Reality Lab Tools

FEATURED PRODUCTS

  • Allegro Package Designer Plus
  • Allegro PCB Designer
  • RESOURCES
  • What's New in Allegro
  • What's New in Sigrity
  • Advanced PCB Design & Analysis Resources Hub
  • Flows

AI / Machine Learning

AI IP Portfolio

Industries

  • 5G Systems and Subsystems
  • Aerospace and Defense
  • Automotive
  • AI / Machine Learning

Technologies

  • 3D-IC Design
  • Advanced Node
  • Arm-Based Solutions
  • Cloud Solutions
  • Low Power
  • Mixed Signal
  • Photonics
  • RF / Microwave
See how our customers create innovative products with Cadence

Support

  • Support Process
  • Online Support
  • Software Downloads
  • Computing Platform Support
  • Customer Support Contacts
  • Technical Forums

Training

  • Custom IC / Analog / RF Design
  • Languages and Methodologies
  • Digital Design and Signoff
  • IC Package
  • PCB Design
  • System Design and Verification
  • Tensilica Processor IP
Stay up to date with the latest software 24/7 - Cadence Online Support Visit Now

Corporate

  • About Us
  • Designed with Cadence
  • Investor Relations
  • Leadership Team
  • Computational Software
  • Alliances
  • Corporate Social Responsibility
  • Cadence Academic Network

Media Center

  • Events
  • Newsroom
  • Blogs

Culture and Careers

  • Culture and Diversity
  • Careers
Learn how Intelligent System Design™ powers future technologies Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
US - English
  • China - 简体中文
  • Japan - 日本語
  • Korea - 한국어
  • Taiwan - 繁體中文
  • Products
    • DESIGN EXCELLENCE
      • Digital Design and Signoff
        • PRODUCT CATEGORIES
          • Logic Equivalence Checking
          • SoC Implementation and Floorplanning
          • Functional ECO
          • Low-Power Validation
          • Synthesis
          • Power Analysis
          • Constraints and CDC Signoff
          • Silicon Signoff and Verification
          • Library Characterization
          • Test
        • FEATURED PRODUCTS
          • Genus Synthesis Solution
          • Conformal Smart LEC
          • Innovus Implementation System
          • Tempus Timing Signoff Solution
          • Pegasus Verification System
          • RESOURCES
          • Flows
      • Custom IC / Analog / RF Design
        • PRODUCT CATEGORIES
          • Circuit Design
          • Circuit Simulation
          • Layout Design
          • Layout Verification
          • Library Characterization
          • RF / Microwave Solutions
        • FEATURED PRODUCTS
          • Spectre X Simulator
          • Virtuoso RF Solution
          • Virtuoso Layout Suite
          • Virtuoso ADE Product Suite
          • Virtuoso Advanced Node
          • Voltus IC Power Integrity Solution
          • RESOURCES
          • Flows
      • System Design and Verification
        • PRODUCT CATEGORIES
          • Debug Analysis
          • Emulation
          • Formal and Static Verification
          • FPGA-Based Prototyping
          • Planning and Management
          • Simulation
          • Software-Driven Verification
          • Verification IP
          • System-Level Verification IP
        • FEATURED PRODUCTS
          • vManager Verification Management
          • JasperGold Formal Verification Platform
          • Xcelium Logic Simulation
          • Palladium Z1 Enterprise Emulation Platform
          • Protium X1 Enterprise Prototyping Platform
          • System VIP
          • RESOURCES
          • Flows
      • IP
        • PRODUCT CATEGORIES
          • Interface IP
          • Denali Memory IP
          • Tensilica Processor IP
          • Analog IP
          • System / Peripherals IP
          • Verification IP
      • IC Package Design and Analysis
        • PRODUCT CATEGORIES
          • Cross-Platform Co-Design and Analysis
          • IC Package Design
          • SI/PI Analysis
          • SI/PI Analysis Point Tools
          • Flows
    • SYSTEM INNOVATION
      • System Analysis
        • PRODUCT CATEGORIES
          • Electromagnetic Solutions
          • RF / Microwave Design
          • Thermal Solutions
        • FEATURED PRODUCTS
          • Clarity 3D Solver
          • Clarity 3D Transient Solver
          • Celsius Thermal Solver
          • Sigrity Advanced SI
          • Sigrity Advanced PI
          • RESOURCES
          • System Analysis Resources Hub
      • Embedded Software
      • PCB Design and Analysis
        • PRODUCT CATEGORIES
          • Design Authoring
          • PCB Layout
          • Library and Design Data Management
          • Analog/Mixed-Signal Simulation
          • SI/PI Analysis
          • SI/PI Analysis Point Tools
          • RF / Microwave Design
          • Augmented Reality Lab Tools
        • FEATURED PRODUCTS
          • Allegro Package Designer Plus
          • Allegro PCB Designer
          • RESOURCES
          • What's New in Allegro
          • What's New in Sigrity
          • Advanced PCB Design & Analysis Resources Hub
          • Flows
    • PERVASIVE INTELLIGENCE
      • AI / Machine Learning
      • AI IP Portfolio
    • CADENCE CLOUD
    • VIEW ALL PRODUCTS
  • Solutions
      • Industries
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • Technologies
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • Industries
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • Technologies
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • Industries
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • Technologies
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
  • Support
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
  • Company
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers

  • Home
  •   :  
  • Training
  •   :  
  • All Courses
  •   :  
  • Sigrity SystemSI for Parallel Bus and Serial Link Analysis



Sigrity SystemSI for Parallel Bus and Serial Link Analysis

Online Courses
Instructor-Led Schedule
Date Version Country Location
17 - 19 Mar 2021 2017 France EMEA-Blended-France
France
ENROLL
19 - 21 May 2021 2017 France EMEA-Blended-France
France
ENROLL
Scheduled upon demandOn demand EXPRESS INTERESTINQUIRE
Version Region
2017 Online ENROLL
Other Versions Online EXPRESS INTERESTINQUIRE

Length : 3 days

Course Description

This course covers modeling, simulation and analysis of parallel bus systems, and serial link systems using Sigrity™ SystemSI™.

On first day, the course covers modeling, simulation and analysis of simple DDR3 and DDR4 parallel bus systems (DDR3-SPBS and DDR4-SPBS) without a power distribution network. You will build block-level models of DDR3-SPBS and DDR4-SPBS, set up timing budget and analysis options for the DDR3-SPBS, including channel simulation options for the DDR4-SPBS. Next, simulate DDR4-SPBS and then DDR3-SPBS, with/without on-die parasitics, package parasitics and sweeping several circuit parameters. You will generate reports with tables and analyze waveforms to evaluate the signal integrity performance of these systems.

On the second day, this course covers modeling, simulation and analysis of power-aware DDR3 and DDR4 parallel bus systems (DDR3-PAPBS and DDR4-PAPBS). You will build DDR3-PAPBS and DDR4-PAPBS with S-parameters model of the power-aware parallel bus interface, assigned to the PCB block of these systems. You will first simulate DDR3-PAPBS with non-ideal power, with/without on-die parasitics, package parasitics and sweeping several parameters. You will analyze simulation based reports and waveforms to evaluate the power and signal integrity performance of the DDR3-PAPBS. Next, you will simulate the DDR3-PAPBS with broadband circuit model of the DDR3 interface assigned to the PCB block, generate reports and evaluate its power and signal integrity performance. You will also model, simulate and analyze the performance of the DDR3-PAPBS with two memory blocks. Finally, you will build a DDR4-PAPBS included with the package models for controller and memory. You will simulate the DDR4-PAPBS with non-ideal power, with/without on-die parasitics, package models, etc., generate simulations results and perform comparative evaluation of power integrity and signal integrity performance of the DDR4-PAPBS.

On day three, this course covers modeling, simulation and analysis of pre-layout and post-layout serial link systems (SSLS). You will build an SSLS, set up channel analysis options, run several simulations, generate reports and perform comparative signal integrity performance evaluations of the SSLS. Next, you model and run several simulations of the SSLS included with AMI models of the transmitter and receiver and analyze simulation results for comparative signal integrity performance evaluations of the SSLS. You will modify the SSLS, using IBIS-Transmitter and IBIS-Receiver models, run several sweep mode simulations and explore effects of different types of IBIS-AMI transmitter on the signal integrity performance of the modified SSLS. Next, you modify the SSLS to create a pre-layout serial link system (PL-SLS), with a W-element model of the channel and the S-parameters model of vias, generated using the Via Wizard tool. You will perform several simulations to explore effects of vias and W-Element parameters on the signal integrity performance of the PL-SLS. Finally, you will perform simulation and analysis of a serial link system to explore crosstalk effects, in terms of the signal degradation of the primary serial link, due to coupled serial links.

On day three this course also covers debugging problems in SystemSI, using several examples.


Learning Objectives

After completing this course, you will be able to:

  • Build a block-level topologies of parallel bus systems (PBSs) in the System SI-PBA II tool and serial link systems (SLSs) in the SystemSI-SLA II tool.
  • Assign IBIS models to the functional blocks of the PBSs and SLSs.
  • Generate W-Element transmission line model to represent pre-routed parallel bus or serial link interfaces.
  • Connect blocks of PBSs and SLSs, using the model connection protocol (MCP).
  • Set analysis options, including channel simulation options before simulating these PBSs and SLSs.
  • Set voltage and current probe points in PBSs and SLSs.
  • Set various types of sweeping parameters.
  • Run simulations and sweep simulations.
  • Generate simulation based reports with tables and waveforms.
  • View tables, 2D plots, Eye Diagrams, BER Eye plots, Bathtub plot, impulse and ramp responses of channel, etc.
  • Analyze simulation-based results, waveforms and tables to evaluate the power and signal integrity performance of the PBSs and SLSs.
  • Modify the PBSs by replacing the S-parameters model of the parallel bus interface by its broadband circuit model, by adding another memory block(s), by replacing IBIS models of the controller and memory blocks, etc.
  • Modify SLSs by adding AMI models or by adding IBIS-AMI models to transmitter and receiver blocks, adding Via models, generated by the built-in Via Wizard etc.
  • Use the built-in serial link system template for crosstalk analysis for exploring signal degradation of the primary serial link channel due to other coupled serial links.
  • Run simulation of the modified PBSs and SLSs and generate simulation based results.
  • Compare power and signal integrity performance of the modified PBSs and SLSs, based on the waveforms, timing parameters in the tables of the generated reports.

Software Used in This Course

  • SystemSI Parallel Bus Analysis II (SystemSI-PBA II)
  • SystemSI Serial Link Analysis II (SystemSI-SLA II)

Software Release(s)

SIGRITY2017

Modules in This Course

  • Modeling, Simulation and Analysis of Simple Parallel Bus Systems
  • Modeling, Simulation and Analysis of Power-Aware Parallel Bus Systems
  • Modeling, Simulation and Analysis of Serial Link Systems

Audience

  • Electrical engineers and PCBdesigners involved with design-oriented modeling, simulation andanalysis of pre-routed and post-routed high-speed parallel bussystems (DDR3/DDR4), and serial link systems (SerDes).

Prerequisites

You must have:

  • A practical understanding of power and signal integrity issues of high-speed DDR3/DDR4 parallel bus systems and serial link system
  • A basic understanding of transmission lines and S-parameters

Related Courses

Sigrity PowerSI for Model Generation and Analysis

Course ID: 86216

CONTACT TRAINING

Blended/Virtual Training
Mix Your Training Cocktail

Watch Video

New Challenges? - Our Answer
Experience the Blended/Virtual Training Solution

GET DETAILS

INSTRUCTIONAL VIDEOS
Training Bytes

Log into Cadence Online Support to watch our short videos to explore an element of a language, make sense of a methodology, or learn how to do a task

VIEW NOW

Cadence Learning And Support
Even better-together!

Watch Video

 
 

A Great Place to Do Great Work!

Sixth year on the FORTUNE 100 list

Our Culture Join The Team
  • Products
  • Custom IC and RF
  • Digital Design and Signoff
  • IC Package
  • IP
  • PCB Design
  • System Analysis
  • Verification
  • All Products
  • Company
  • About Us
  • Leadership Team
  • Investor Relations
  • Alliances
  • Careers
  • Cadence Academic Network
  • Supplier
  • Media Center
  • Events
  • Newsroom
  • Designed with Cadence
  • Blogs
  • Forums
  • Contact Us
  • General Inquiry
  • Customer Support
  • Media Relations
  • Global Office Locator

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2021 Cadence Design Systems, Inc. All Rights Reserved.

Terms of Use Privacy US Trademarks Do Not Sell My Personal Information