- Home
- :
- Training
- :
- All Courses
- :
- Allegro High-Speed Constraint Management
Allegro High-Speed Constraint Management
Date | Version | Country | Location | |
---|---|---|---|---|
30 - 31 Mar 2021 | 17.4-2019 | France | EMEA-Blended-France France |
ENROLL |
30 - 31 Mar 2021 | 17.4-2019 | United Kingdom Of Great Britain And Northern Ireland | EMEA-Blended-UK United Kingdom Of Great Britain And Northern Ireland |
ENROLL |
23 - 24 Jun 2021 | 17.4-2019 | France | EMEA-Blended-France France |
ENROLL |
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
Version | Region | |
---|---|---|
17.4-2019 | Online | ENROLL |
17.2-2016QIR6 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length : 2 days
Digital Badge Available
Course Description
This Engineer Explorer course is designed around advanced topics and exploration of the software. This course does not cover basic operations. If you are not actively using the software, then you need to complete the Allegro® PCB Editor, the Allegro Package Designer, or the Allegro Design Entry HDL Front-to-Back Flow course.
In this course, you apply and verify high-speed constraints across a design process. You learn to schedule nets, control impedance on nets, control the propagation delay from your drivers to receivers, and match the propagation delay of driver and receiver pairs
Learning Objectives
After completing this course, you will be able to:
- Define specific net scheduling of high-speed nets
- Match the propagation delay of nets and connections
- Define minimum and maximum propagation delays for nets and connections
- Identify high-speed constraint violations
- Identify all the high-speed constraints that you can apply to the nets in your designs
- Create spacing and physical constraints as well as area constraints and class-to-class rules
- Customize worksheets
- Create formula-based constraints
- Create customized constraints using the SKILL® programming language
Software Used in This Course
- Allegro PCB Designer
- Allegro PCB High Speed Option
Software Release(s)
SPB17.2-2016QIR6(S038)
Modules in this Course
- Setting Up Your Design
- Constraint Management
- Differential Pairs
- Wiring Control
- Relative Propagation Delay
- Propagation Delay
- Impedance and Etch Length
- System-Level Constraints
- DDR Constraints on a Schematic
- Physical and Spacing Constraints
- Formulas and Custom Constraints
- Return Path Checking
- Debugging Problems
Audience
- Logic Designers
- PCB Designers
Prerequisites
You must have experience with or knowledge of the following tools:
- Allegro PCB Editor or Allegro Design Entry HDL
Related Courses
INSTRUCTIONAL VIDEOS
Training Bytes
Log into Cadence Online Support to watch our short videos to explore an element of a language, make sense of a methodology, or learn how to do a task