Home
  • Products
  • Solutions
  • Support
  • Company
  • EN US
    • SELECT YOUR COUNTRY OR REGION

    • China - 简体中文
    • Japan - 日本語
    • Korea - 한국어
    • Taiwan - 繁體中文

DESIGN EXCELLENCE

  • Digital Design and Signoff
  • Custom IC
  • Verification
  • IP
  • IC Package

SYSTEM INNOVATION

  • System Analysis
  • Embedded Software
  • PCB Design

PERVASIVE INTELLIGENCE

  • AI / Machine Learning
  • AI IP Portfolio

CADENCE CLOUD

VIEW ALL PRODUCTS

Digital Design and Signoff

Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

PRODUCT CATEGORIES

  • Logic Equivalence Checking
  • SoC Implementation and Floorplanning
  • Functional ECO
  • Low-Power Validation
  • Synthesis
  • Power Analysis
  • Constraints and CDC Signoff
  • Silicon Signoff and Verification
  • Library Characterization
  • Test

FEATURED PRODUCTS

  • Genus Synthesis Solution
  • Conformal Smart LEC
  • Innovus Implementation System
  • Tempus Timing Signoff Solution
  • Pegasus Verification System
  • RESOURCES
  • Flows

Custom IC / Analog / RF Design

Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

PRODUCT CATEGORIES

  • Circuit Design
  • Circuit Simulation
  • Layout Design
  • Layout Verification
  • Library Characterization
  • RF / Microwave Solutions

FEATURED PRODUCTS

  • Spectre X Simulator
  • Virtuoso RF Solution
  • Virtuoso Layout Suite
  • Virtuoso ADE Product Suite
  • Virtuoso Advanced Node
  • Voltus IC Power Integrity Solution
  • RESOURCES
  • Flows

System Design and Verification

Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.

PRODUCT CATEGORIES

  • Debug Analysis
  • Emulation
  • Formal and Static Verification
  • FPGA-Based Prototyping
  • Planning and Management
  • Simulation
  • Software-Driven Verification
  • Verification IP
  • System-Level Verification IP

FEATURED PRODUCTS

  • vManager Verification Management
  • JasperGold Formal Verification Platform
  • Xcelium Logic Simulation
  • Palladium Z1 Enterprise Emulation Platform
  • Protium X1 Enterprise Prototyping Platform
  • System VIP
  • RESOURCES
  • Flows

IP

An open IP platform for you to customize your app-driven SoC design.

PRODUCT CATEGORIES

  • Interface IP
  • Denali Memory IP
  • Tensilica Processor IP
  • Analog IP
  • System / Peripherals IP
  • Verification IP

IC Package Design and Analysis

Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

PRODUCT CATEGORIES

  • Cross-Platform Co-Design and Analysis
  • IC Package Design
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • Flows

System Analysis

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

PRODUCT CATEGORIES

  • Electromagnetic Solutions
  • RF / Microwave Design
  • Thermal Solutions

FEATURED PRODUCTS

  • Clarity 3D Solver
  • Clarity 3D Transient Solver
  • Celsius Thermal Solver
  • Sigrity Advanced SI
  • Sigrity Advanced PI
  • RESOURCES
  • System Analysis Resources Hub

Embedded Software

PCB Design and Analysis

Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

PRODUCT CATEGORIES

  • Design Authoring
  • PCB Layout
  • Library and Design Data Management
  • Analog/Mixed-Signal Simulation
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • RF / Microwave Design
  • Augmented Reality Lab Tools

FEATURED PRODUCTS

  • Allegro Package Designer Plus
  • Allegro PCB Designer
  • RESOURCES
  • What's New in Allegro
  • What's New in Sigrity
  • Advanced PCB Design & Analysis Resources Hub
  • Flows

AI / Machine Learning

AI IP Portfolio

Industries

  • 5G Systems and Subsystems
  • Aerospace and Defense
  • Automotive
  • AI / Machine Learning

Technologies

  • 3D-IC Design
  • Advanced Node
  • Arm-Based Solutions
  • Cloud Solutions
  • Low Power
  • Mixed Signal
  • Photonics
  • RF / Microwave
See how our customers create innovative products with Cadence

Support

  • Support Process
  • Online Support
  • Software Downloads
  • Computing Platform Support
  • Customer Support Contacts
  • Technical Forums

Training

  • Custom IC / Analog / RF Design
  • Languages and Methodologies
  • Digital Design and Signoff
  • IC Package
  • PCB Design
  • System Design and Verification
  • Tensilica Processor IP
Stay up to date with the latest software 24/7 - Cadence Online Support Visit Now

Corporate

  • About Us
  • Designed with Cadence
  • Investor Relations
  • Leadership Team
  • Computational Software
  • Alliances
  • Corporate Social Responsibility
  • Cadence Academic Network

Media Center

  • Events
  • Newsroom
  • Blogs

Culture and Careers

  • Culture and Diversity
  • Careers
Learn how Intelligent System Design™ powers future technologies Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
US - English
  • China - 简体中文
  • Japan - 日本語
  • Korea - 한국어
  • Taiwan - 繁體中文
  • Products
    • DESIGN EXCELLENCE
      • Digital Design and Signoff
        • PRODUCT CATEGORIES
          • Logic Equivalence Checking
          • SoC Implementation and Floorplanning
          • Functional ECO
          • Low-Power Validation
          • Synthesis
          • Power Analysis
          • Constraints and CDC Signoff
          • Silicon Signoff and Verification
          • Library Characterization
          • Test
        • FEATURED PRODUCTS
          • Genus Synthesis Solution
          • Conformal Smart LEC
          • Innovus Implementation System
          • Tempus Timing Signoff Solution
          • Pegasus Verification System
          • RESOURCES
          • Flows
      • Custom IC / Analog / RF Design
        • PRODUCT CATEGORIES
          • Circuit Design
          • Circuit Simulation
          • Layout Design
          • Layout Verification
          • Library Characterization
          • RF / Microwave Solutions
        • FEATURED PRODUCTS
          • Spectre X Simulator
          • Virtuoso RF Solution
          • Virtuoso Layout Suite
          • Virtuoso ADE Product Suite
          • Virtuoso Advanced Node
          • Voltus IC Power Integrity Solution
          • RESOURCES
          • Flows
      • System Design and Verification
        • PRODUCT CATEGORIES
          • Debug Analysis
          • Emulation
          • Formal and Static Verification
          • FPGA-Based Prototyping
          • Planning and Management
          • Simulation
          • Software-Driven Verification
          • Verification IP
          • System-Level Verification IP
        • FEATURED PRODUCTS
          • vManager Verification Management
          • JasperGold Formal Verification Platform
          • Xcelium Logic Simulation
          • Palladium Z1 Enterprise Emulation Platform
          • Protium X1 Enterprise Prototyping Platform
          • System VIP
          • RESOURCES
          • Flows
      • IP
        • PRODUCT CATEGORIES
          • Interface IP
          • Denali Memory IP
          • Tensilica Processor IP
          • Analog IP
          • System / Peripherals IP
          • Verification IP
      • IC Package Design and Analysis
        • PRODUCT CATEGORIES
          • Cross-Platform Co-Design and Analysis
          • IC Package Design
          • SI/PI Analysis
          • SI/PI Analysis Point Tools
          • Flows
    • SYSTEM INNOVATION
      • System Analysis
        • PRODUCT CATEGORIES
          • Electromagnetic Solutions
          • RF / Microwave Design
          • Thermal Solutions
        • FEATURED PRODUCTS
          • Clarity 3D Solver
          • Clarity 3D Transient Solver
          • Celsius Thermal Solver
          • Sigrity Advanced SI
          • Sigrity Advanced PI
          • RESOURCES
          • System Analysis Resources Hub
      • Embedded Software
      • PCB Design and Analysis
        • PRODUCT CATEGORIES
          • Design Authoring
          • PCB Layout
          • Library and Design Data Management
          • Analog/Mixed-Signal Simulation
          • SI/PI Analysis
          • SI/PI Analysis Point Tools
          • RF / Microwave Design
          • Augmented Reality Lab Tools
        • FEATURED PRODUCTS
          • Allegro Package Designer Plus
          • Allegro PCB Designer
          • RESOURCES
          • What's New in Allegro
          • What's New in Sigrity
          • Advanced PCB Design & Analysis Resources Hub
          • Flows
    • PERVASIVE INTELLIGENCE
      • AI / Machine Learning
      • AI IP Portfolio
    • CADENCE CLOUD
    • VIEW ALL PRODUCTS
  • Solutions
      • Industries
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • Technologies
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • Industries
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • Technologies
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • Industries
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • Technologies
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
  • Support
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • Support
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • Training
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
  • Company
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers
      • Corporate
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • Media Center
        • Events
        • Newsroom
        • Blogs
      • Culture and Careers
        • Culture and Diversity
        • Careers

  • Home
  •   :  
  • Training
  •   :  
  • All Courses
  •   :  
  • Allegro Sigrity Power-Aware Parallel Bus Analysis



Allegro Sigrity Power-Aware Parallel Bus Analysis

Instructor-Led Schedule
Date Version Country Location
Scheduled upon demandOn demand EXPRESS INTERESTINQUIRE

Course Description

This course, covers modeling, simulation and analysis of power-aware parallel bus system (DDR3 and DDR4) using the Allegro Sigrity SystemSI - PBA II.

This course, on day one, covers modeling, simulation andanalysis of simple DDR3 and DDR4 parallel bus systems (DDR3-SPBS and DDR4-SPBS),without power distribution network. Based on lecture and hands-on labs in Module2, you will build block-level topologies of DDR3-SPBS and DDR4-SPBS, assign power-awareIBIS models to the controller and memory block, generate W-element transmissionline models to represent pre-payout DDR3 and DDR4 parallel bus interface andassign ideal transmission line model to the tuning block. You will generate a W-elementtransmission line model to represent the DDR3-pre-layout, using the built-inTLine editor. You will modify default names of the pins under the connectionports in the MCP section of this W-element model, in order to facilitate itsconnections to other blocks. Next, you will generate the W-element transmissionline model to represent the DDR4 interface, with the same modified MCP section.You will set up timing budget and analysis options for the DDR3-SPBS, includingchannel simulation options for the DDR4-SPBS. Next, you will simulate DDR4-SPBSand DDR3-SPBS, with/without on-die parasitics, package parasitics and sweeping othercircuit parameters. Based on these simulations, you will generate reports withtables and waveforms (2D plots, eye diagrams, BER eye, Bathtub plots, impulseresponse etc.). You will analyze these waveforms and tables with key signalquality and timing parameters to evaluate the signal integrity performance ofthe DDR3-SPBS and DDR4-SPBS.

On day two, this course covers modeling, simulation and analysisof power-aware DDR3 and DDR4 parallel bus systems (DDR3-PAPBS and DDR4-PAPBS) withpower distribution network. Based on lecture and hands-on labs in Module 3, youwill build DDR3-PAPBS and DDR4-PAPBS by modifying the DDR3-SPBS and DDR4-SPBS,respectively. You will assign the PowerSI generated S-Parameters model of thepower-aware parallel bus interface of a real-world PCB to the PCB block of theDDR3-PAPBS and DDR4-PAPBS. You will set up timing budget and analysis optionsfor the DDR3-PAPBS, including channel simulation options for the DDR4-PAPBS.Next, you will simulate DDR3-PAPBS with ideal/non-ideal power, with/without on-dieparasitics, package parasitics and sweeping other parameters (such as stimulusoffset and IOs with different terminations). Based on these simulations, you will generate reports with tables andwaveforms (2D plots, eye diagrams). You will then analyze these waveforms andtables with key signal quality and timing parameters to evaluate the power and signalintegrity performance of the DDR3-PAPBS. Next, you will replace the S-Parametersmodel of the parallel bus interface by its broadband circuit model or a newS-parameters model of different bandwidth, run simulations, generate reportsand analyze waveforms and tables to evaluate the power and signal integrityperformance of the DDR3-PAPBS. You will also model, simulate and analyze the DDR3-PAPBSby assigning a new S-Parameters model of the parallel bus interface generated withconnection ports to connect two memory components to the PCB block. Finally,you will simulate DDR4-PAPBS with ideal/non-ideal power, with/without on-dieparasitics, package parasitics etc., generate simulations based results andanalyze tables and waveforms (2D plots, eye diagrams, BER eye, Bathtub plots,impulse response etc.) to evaluate its power integrity and signal integrityperformance for each of the simulations.

Learning Objectives

After completing this course, you will be able to:

  • Build a block-level topologies of simple DDR3 and DDR4 parallel bus system (DDR3-SPBS and DDR4-SPBS) and power aware parallel bus systems (DDR3-PAPBS and DDR4-PAPBS) in the System SI-PBA II.
  • Assign IBIS models to the functional blocks (Controller and Memory) of these SPBSs and PAPBSs.
  • Generate W-element transmission line model to represent pre-routed DDR3/DDR4 parallel bus interface.
  • Connect blocks of SPBSs and PAPBSs, using the model connection protocol (MCP).
  • Set analysis options, including channel simulation options before simulating these parallel bus systems.
  • Set voltage and current probe points in SPBSs and PAPBSs.
  • Set various types of sweeping parameters.
  • Run simulations and sweep simulations.
  • Generate simulation based reports with tables and waveforms.
  • View tables, 2D plots, eye diagrams, BER Eye plots, Bathtub plot, impulse and ramp responses of the DDR4 channel, etc.
  • Analyze simulation based results, waveforms and tables to evaluate the power and signal integrity performance of the SPBSs and PAPBSs.
  • Modify the PAPBS model by replacing the S-Parameters model of the parallel bus interface by its broadband circuit model/S-Parameters model of reduced band width, by adding another memory block(s), by replacing IBIS models of the controller and memory blocks, etc.
  • Run simulation of the modified SPBSs and PAPBSs and generate simulation based results.
  • Compare power and signal integrity performance of the modified SPBSs and PAPBSs, based on the waveforms, timing parameters in the tables of the generated reports.

Software Used in This Course

  • SystemSI Parallel Bus Analysis II (SystemSI - PBA II)

Software Release(s)

SIGRITY2016

Modules in this Course

  • Simple Parallel Bus System
  • Power Aware Parallel Bus System

Audience

  • Electrical engineers and PCB designers involved with design- oriented modeling, simulation and analysis of pre-routed and post-routed high-speed DDR3/DDR4 parallel bus systems.

Prerequisites

You must have:

  • A practical understanding of power and signal integrity issues of high-speed DDR3/DDR4 parallel bus systems, and
  • Basic understanding of transmission lines and S-parameters

Related Courses

  • Sigrity PowerSI for Model Generation and Analysis

Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.

Course ID: 85060

CONTACT TRAINING

Blended/Virtual Training
Mix Your Training Cocktail

Watch Video

New Challenges? - Our Answer
Experience the Blended/Virtual Training Solution

GET DETAILS

INSTRUCTIONAL VIDEOS
Training Bytes

Log into Cadence Online Support to watch our short videos to explore an element of a language, make sense of a methodology, or learn how to do a task

VIEW NOW

Cadence Learning And Support
Even better-together!

Watch Video

 
 

A Great Place to Do Great Work!

Sixth year on the FORTUNE 100 list

Our Culture Join The Team
  • Products
  • Custom IC and RF
  • Digital Design and Signoff
  • IC Package
  • IP
  • PCB Design
  • System Analysis
  • Verification
  • All Products
  • Company
  • About Us
  • Leadership Team
  • Investor Relations
  • Alliances
  • Careers
  • Cadence Academic Network
  • Supplier
  • Media Center
  • Events
  • Newsroom
  • Designed with Cadence
  • Blogs
  • Forums
  • Contact Us
  • General Inquiry
  • Customer Support
  • Media Relations
  • Global Office Locator

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2021 Cadence Design Systems, Inc. All Rights Reserved.

Terms of Use Privacy US Trademarks Do Not Sell My Personal Information