Overview

Best-in-class OCP Verification IP for your IP, SoC, and system-level design testing.

In production since 2011 for dozens of designs.

The Cadence OCP Verification IP (VIP) provides a mature, highly capable compliance verification solution for the OCP Protocol. Used on multiple production designs, the OCP VIP is applicable for Intellectual Property (IP), System-on-Chip (SoC), and system-level verification. The VIP is compatible with the industry standard Universal Verification Methodology (UVM) and runs on all leading simulators.

OCP diagram

Product Highlights

  • Support testbench language interfaces for SystemVerilog, UVM, OVM, e, and SystemC
  • Generates constrained-random bus traffic
  • Responds to bus traffic as a subordinate
  • Monitors, checks, and collects coverage on bus traffic and interconnect
  • Collects and handles transaction history and also traces it for easy debugging
  • Includes hundreds of assertions for formal compliance verification
  • Supports transaction extension and error injection feature in UVM

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

OCP Manager
  • Full behavior of unlimited number of OCP managers capable of generating all types of OCP transfers

Blocking and Non-Blocking Flow Control Options
  • Supports both the blocking and non-blocking flow control options for the requests

Cache Coherence Extension
  • Partially supports the cache coherence feature. It supports both the main port and legacy port functionality. It supports only self-intervention as part of the intervention port functionality

Clock Enable
  • Supports the enable signal for clock

Connect/Disconnect Feature
  • Supports Connect-Disconnect feature for both Manager and Subordinate

Enhanced Semantics for Write Response Enabled
  • Ensures that the WRNP/WRC commands always have responses

Multi-Threading and Tagging
  • Supports multiple thread ids and multiple tag ids

Out-Of-Order Response
  • Supports out of order responses

Request Interleaving
  • Supports request interleaving. The interleaving depth is determined from the signal MAtomicLength

Responding to Bus Traffic as an OCP Subordinate
  • Emulates the full behavior of an unlimited number of OCP subordinates that respond to traffic over a bus and generates all types of responses to a DUT manager, according to OCP 2.2 Specification

Synchronous and Asynchronous Reset
  • Supports both synchronous and asynchronous reset. It also supports reset on the fly

Simulation Test Suite

VIP comes with a test suite of scenarios for easy VIP evaluation and deployment.

Please contact us for further information.

Master Your Tools

Tutorials, Documentation, and Local Experts

Cadence Online Support

Increase your efficiency in using Cadence Verification IP with online trainings, VIP Portal, application notes, and troubleshooting articles

Learn More

Related Products

System VIP
Design IP
Xcelium Logic Simulation
Palladium Emulation