Overview

JESD204 Verification IP for your IP, SoC, and system-level design testing.

Cadence provides a mature and comprehensive Verification IP (VIP) for the JESD204 protocol. Incorporating the latest protocol updates, the Cadence® Verification IP for JESD204 provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for JESD204 helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP runs on all major simulators and supports SystemVerilog verification language along with associated methodologies, including the Universal Verification Methodology (UVM).

Supported Specification: JESD204B and JESD204C

JESD204 diagram

Product Highlights

  • Support testbench language interfaces for SystemVerilog, UVM, OVM, e, and SystemC
  • Contains predefined checks to verify that the DUT agents, transmitter and receiver, adhere to the supported protocol features
  • Generates constrained-random bus traffic with predefined error injection
  • Callbacks access at multiple TX and RX queue points for scoreboarding and data manipulation
  • Packet tracker creation for easy debugging of all the transactions on the channels

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

Topology
  • Transmitter or receiver configuration

Clock Frequency
  • Any frequency is supported, as the VIP works on the source clock

Initial Lane Alignment
  • Enabling or disabling initial lane alignment

Encoding Type
  • 8b10, 64b66b, and 64b80b encoding modes

64-bit Sync Header
  • Transmission of all types of sync header information, such as, FEC, CRC-3, CRC-12 and command channel

Subclass
  • Subclass0, subclass1, and subclass2

Scrambling
  • Supports scrambling with user-specific initial seed value

Character Replacement
  • Character replacement feature with and without scrambling

Deterministic Delay
  • Deterministic delay for subclass 1 and 2

Transport Layer Parameter
  • Config/register to control transport layer features, such as CS, HD, and F

Lane Control
  • Lane ranging from 1 to 32

Lane to Lane Delay
  • Transmission and reception for cases where lanes are not aligned

Test Mode
  • Layer-wise test mode

Transport Layer Bypass
  • Skip transport layer operation like padding tail bits

Simulation Test Suite

VIP comes with a test suite of scenarios for easy VIP evaluation and deployment.

Please contact us for further information.

Master Your Tools

Tutorials, Documentation, and Local Experts

Cadence Online Support

Increase your efficiency in using Cadence Verification IP with online trainings, VIP Portal, application notes, and troubleshooting articles

Learn More

Related Products

System VIP
Design IP
Xcelium Logic Simulation
Palladium Emulation