Overview

Best in class MIPI® M-PHYsm Verification IP for your IP, SoC, and, system-level design testing.

In production since 2011 on dozens of production designs.

Incorporating the latest protocol updates, the mature, highly capable Cadence® Verification IP (VIP) for the MIPI® M-PHYsm Protocol provides a complete bus functional model (BFM), integrated automatic protocol checks, coverage model, and compliance tests. It includes highly configurable and flexible simulation models of all the protocol layers, devices, and transaction types.

Supported Specification: MIPI M-PHY specification v4.0, v4.1, and v5.0.

MIPI M-PHY diagram

Product Highlights

  • Support testbench language interfaces for SystemVerilog, UVM, OVM, e, and SystemC
  • Generates constrained-random bus traffic with predefined error injection
  • Compliance: Contains predefined checks to verify that the DUT adheres to the protocol rules defined in the M-PHY Specification
  • Callbacks access at multiple TX and RX queue points for scoreboarding and data manipulation
  • Dynamic activation to enable setting the VIP as active/passive during run time
  • Provides extensive coverage in SystemVerilog
  • Packet tracker creation for easy debugging

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

Specification Compliance
  • Complies with MIPI M-PHY 4.0, 4.1 and 5.0 specification

M-PHY Type 1 and Type 2
  • Supports Type 1 and Type 2

M-PHY Interface
  • Supports serial interface (DpDn) and signaling interface (RMMI)

M-PHY Modes
  • Supports Burst state, ACTIVATED SAVE states (SLEEP and STALL), and hibernate (“HIBERN8”) state

M-PHY Transmission Modes
  • Supports multiple transmission modes with different bit-signaling and clocking schemes
  • Supports multiple transmission speed ranges (PWM G1-G7, HS G1 - HS G5) and rates per BURST mode

Multi-Lane
  • Supports distribution and merging data over one to four lanes, also supports a different number of lanes per
    sub-link (direction)

Test Mode
  • Support for test mode functionality including loop-back mode

CDR
  • Supports Clock Data Recovery

Simulation Test Suite

VIP comes along with a testsuite of scenarios for easy VIP evaluation and deployment.

Please contact us for further information.

Master your tools

Tutorials, Documentation, and Local Experts

Cadence Online Support

Increase your efficiency in using Cadence Verification IP with Online trainings, VIP Portal, application notes, and troubleshooting articles

Learn More
Related Products
System VIP

Cadence® System-Level Verification IP (System VIP) takes Cadence’s market leadership in IP-level verification automation and brings it to the chip level. It consists of a suite of tools and libraries, each working seamlessly with Cadence’s simulation, emulation, and prototyping engines.

Learn More
Design IP

Silicon-proven Advanced Memory interface IP and Industry-leading PCIe and High Speed SerDes IP in leading edge foundry processes

Learn More
Xcelium Logic Simulation

Cadence® Xcelium™ Logic Simulation provides best-in-class core engine performance for SystemVerilog, VHDL, SystemC®, e, UVM, mixed signal, low power, and X-propagation. It leverages single-core and multi-core simulation technology for best individual test performance and machine learning-optimized regression technology for best regression throughput.

Learn More
Palladium Emulation

Cadence® Palladium® emulation platforms provides early software development, hardware/software verification and debug, and in circuit emulation. It provides the highest debug productivity early in the design cycle when the RTL is still changing.

Learn More