Overview

Best in class MIPI® M-PHYsm Verification IP for your IP, SoC, and, System-level Design Testing

In production since 2011 on dozens of production designs.

Incorporating the latest protocol updates, the mature, highly capable Cadence Verification IP (VIP) for the MIPI® M-PHYsm Protocol provides a complete bus functional model (BFM), integrated automatic protocol checks, coverage model, and compliance tests. It includes highly configurable and flexible simulation models of all the protocol layers, devices, and transaction types.

Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for M-PHY helps you reduce time to test, accelerate verification closure, and ensure end-product quality. Our VIP runs on all major simulators and supports SystemVerilog and e verification languages along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM). It supports integration and traffic generation in all popular verification environments.

Supported specification: MIPI M-PHY specification v4.0, v4.1, and v5.0.

MIPI M-PHY diagram

Product Highlights

  • Support testbench language interfaces for SystemVerilog, UVM, OVM, e, and SystemC
  • Generates constrained-random bus traffic with predefined error injection
  • Compliance: Contains predefined checks to verify that the DUT adheres to the protocol rules defined in the M-PHY Specification
  • Callbacks access at multiple TX and RX queue points for scoreboarding and data manipulation
  • Dynamic activation to enable setting the VIP as active/passive during run time
  • Provides extensive coverage in SystemVerilog
  • Packet tracker creation for easy debugging

Key Features

The following table describes key features from the specifications that are implemented in the VIP:

Feature Name

Description

Specification compliance
  • Complies with MIPI M-PHY 4.0, 4.1 and 5.0 specification

M-PHY type 1 and type 2
  • Supports type 1 and type 2

M-PHY interface
  • Supports serial interface (DpDn) and signaling interface (RMMI)

M-PHY modes
  • Supports burst state, ACTIVATED SAVE states (SLEEP and STALL), and hibernate (“HIBERN8”) state

M-PHY transmission modes
  • Supports multiple transmission modes with different bit-signaling and clocking schemes
  • Supports multiple transmission speed ranges (PWM G1-G7, HS G1 - HS G5) and rates per BURST mode

Multi-lane
  • Supports distribution and merging data over one to four lanes, also supports a different number of lanes per sub-link (direction)

Test mode
  • Support for test mode functionality including loop-back mode

CDR
  • Supports clock data recovery

Simulation Test Suite

VIP comes with a test suite of scenarios for easy VIP evaluation and deployment.

Please contact us for further information.

Master Your Tools

Tutorials, Documentation, and Local Experts

Cadence Online Support

Increase your efficiency in using Cadence Verification IP with online trainings, VIP Portal, application notes, and troubleshooting articles

Learn More

Related Products

System VIP
Design IP
Xcelium Logic Simulation
Palladium Emulation