Overview

Best-in-class Arm® AMBA® LTI Verification IP (VIP) For Your IP, SoC, and System-level Design Testing

Cadence provides a mature and comprehensive Verification IP (VIP) for the LTI specification, which is part of the Arm® AMBA® family of protocols. Incorporating the latest protocol updates, the Cadence Verification IP for LTI provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Cadence provides an Interconnect Validator connection for interconnect verification that verifies the correctness and completeness of data as it passes through the SoC. Designed for easy integration in testbenches at the IP, system-on-chip (SoC), and system levels, the VIP for LTI helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP runs on all major simulators and supports SystemVerilog verification language with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported specification: AMBA® LTI Protocol Specification (includes support for Issue A, Issue B, and Issue C spec)

AMBA LTI Diagram

Product Highlights

  • Supports testbench language interface for SystemVerilog, UVM, OVM, and SystemC
  • Generates constrained-random bus traffic with predefined error injection
  • Comprehensive checking model
  • Callbacks access for transaction modification, scoreboarding, and debugging
  • Dynamic activation to enable setting the VIP as active/passive during run time
  • Provides extensive SystemVerilog coverage

Key Features

The following table shows key features from the specifications implemented in the VIP:

Key Features

Description

Supports LTI-A, LTI-B, and LTI-C spec version
  • LTI active and passive VIP supports the specification versions LTI-A, LTI-B, and LTI-C.

Channels
  • Drive, sample, and check the signals and operations on LTI request, response, and completion channels.

Interface management support
  • LTI active VIP interfaces automatically and provides an API for user-based control too. The VIP also provides callback events to notify the change in the states.

Credit exchange-based flow control
  • LTI VIP automatically controls credit exchange flow and can enable user-based credit exchange control. It is allowed to send user-configurable maximum credit.

Multiple VC support
  • LTI VIP supports multiple VC to send translation request.

Out-of-Order response
  • Translation response can be generated out of order by Active LTI subordinate VIP, and passive mode can keep track of out-of-order responses.

Automatic Response
  • LTI Subordinate VIP is capable of generating a default response automatically. You can also modify it according to your requirement.

Support for LTI_MMU and LTI_GPC enabled request
  • LTI VIP supports a feature to enable MMU and GPC support for the LTI-B version.

Waveform Debugger
  • All the channel states are visible through the waveform debugger (debug useful technique)

Simulation Test Suite

VIP comes with a test suite of scenarios for easy VIP evaluation and deployment.

Please contact us for further information.

Master Your Tools

Tutorials, Documentation, and Local Experts

Cadence Online Support

Increase your efficiency in using Cadence Verification IP with online trainings, VIP Portal, application notes, and troubleshooting articles

Learn More

Related Products

System VIP
Design IP
Xcelium Logic Simulation
Palladium Emulation