Overview

Best-in-class Arm® AMBA® CXS Verification IP (VIP) for your IP, SoC, and System-level Design Testing

Cadence provides a mature and comprehensive Verification IP (VIP) for the CXS specification, which is part of the Arm® AMBA® family of protocols. Incorporating the latest protocol updates, the Cadence VIP for CXS is designed for easy integration in testbenches at the IP, system-on-chip (SoC), and system levels. The VIP helps you reduce the time to test, accelerate verification closure, and ensure end-product quality. The CXS VIP runs on all major simulators and supports SystemVerilog and e verification languages and associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported specification: AMBA CXS v2.0, Issue B and C update.

AMBA CXS diagram

Product Highlights

  • Supports seamless integration in SystemVerilog, UVM, OVM, e, and SystemC™ verification environments
  • Generates constrained-random bus traffic with predefined error injection
  • Comprehensive checking model
  • Could be used as a standalone or in conjunction with CCIX VIP
  • Callbacks access for transaction modification, scoreboarding, and debugging
  • Dynamic activation to enable setting the VIP as active/passive during run time
  • Provides extensive System Verilog coverage

Key Features

The following table shows key features from the specifications that are implemented in the VIP:

Feature Name

Description

CCIX Support
  • Packs and unpacks CCIX messages to interface Arm interconnects (CMN600, CMN700, others) with CCIX support and works seamlessly with CCIX PRL VIP

Transaction Types
  • Supports monitoring and driving of all transaction types

Credit Grant
  • Supports different credit grant allocation modes

Delay Control
  • Delay controls for all interface signals

Multiple Packets in Single Flit
  • Supports multiple packets in a single flit

Data Check
  • Data parity checks

Ignore Deactivation Hint
  • Supports ignoring deactivation hint

Continuous Data
  • Supports continuous data mode

Packet Less Interface Support
  • Supports fixed packet length of the data width

Simulation Test Suite

VIP comes with a test suite of scenarios for easy VIP evaluation and deployment.

Please contact us for further information.

Master Your Tools

Tutorials, Documentation, and Local Experts

Cadence Online Support

Increase your efficiency in using Cadence Verification IP with online trainings, VIP Portal, application notes, and troubleshooting articles

Learn More

Related Products

System VIP
Design IP
Xcelium Logic Simulation
Palladium Emulation