Overview
Performance Leading DSP for Audio, Vision, AI with Auto-Vectorization
HiFi 5s greatly improves TTM by allowing the compiler to automatically vectorize data processing, eliminating the need for time-consuming hand-optimization, opening up the DSP to every embedded programmer. It brings double-precision MACs and ISA to accelerate modern audio algorithms requiring high range and precision. Lightweight imaging and vision algorithms are accelerated with special ISA.
Auto-vectorization support unburdens the programmer from expert-level hand-optimization, opening up the HiFi 5s DSP to a vast pool of non-DSP programmers, lowering development cost, and accelerating TTM. The expanded ISA and MACs allow modern audio algorithms to run more efficiently OOB by utilizing the added double-precision features and run lightweight vision cases along with audio.
Key Benefits
Auto-Vectorization, Double-precision, Versatility with Imaging ISA
Auto-Vectorization
Enables the compiler to automatically vectorize data arrays to utilize the SIMD structure of HiFi 5s. Eliminates the need for hand-optimization
DSP and AI Performance
Highest performing DSP for both AI/ML and DSP processing
Lightweight Imaging and Vision
Imaging targeted ISA and MACs for always-on lightweight vision applications to run standalone or in conjunction with a Vision DSP
Double-Precision Floating-Point
Greatly accelerates double-precision math functions found in audio and voice code, obviating the need to tradeoff precision with range
Features
Highest performance audio and AI DSP, easy to program with better system-level performance
Feature |
HiFi 5s |
|
|---|---|---|
Load Units |
2 |
|
VLIW Slots |
5 |
|
Scalar operations |
2 slots |
|
Accumulator Width |
64/72 bit |
|
Auto-vectorization |
Yes |
|
Partners
Cadence, through its Tensilica processor IP, brings together best-in-class products and services from industry leaders to help you accelerate the development of your SoC designs while meeting your demanding power and performance requirements. Browse the list of Tensilica processor IP service partners below.
Technologies
Functional Safety for Automotive
Cadence is committed to enabling Functional Safety applications across the Tensilica processor lineup, whether it's an off-the-shelf processor/DSP IP or a custom domain-specific processor for a specific application
Learn More
Tensilica Processor Technology
Differentiate, reduce time to market, add flexibility, and get the best performance, power, and area
Learn More
TIE
Customize your DSPs/processors for optimized performance, energy efficiency, and differentiation
Learn More
Development Toolchain
Create a perfect match for your application, guaranteed correct by construction
Learn MoreTraining & Support
Need Help?
Cadence is committed to keeping design teams highly productive with a range of support offerings and processes designed to keep users focused on reducing time to market and achieving silicon success.
Free Software Evaluation
Try our SDK Software Development Toolkit for 15 days absolutely free. We want to show you how easy it is to use our Eclipse-based IDE.
Apply Now
Training
The Training Learning Maps link opens in new tab help you get a comprehensive visual overview of learning opportunities.
Training News - Subscribe link opens in new tab
Online Support
The Cadence Online Support (COS) system fields our entire library of accessible materials for self-study and step-by-step instruction.
Request Support
Xtensa Processor Generator (XPG)
The Xtensa Processor Generator (XPG) is the heart of our technology - the patented cloud-based system that creates your correct-by-construction processor and all associated software, models, etc. (Login Required)
Launch XPG
Technical Forums
Find community on the technical forums to discuss and elaborate on your design ideas.
Find Answers