Home
  • PRODUCTS
  • SOLUTIONS
  • SUPPORT
  • COMPANY
  • EN US
    • SELECT YOUR COUNTRY OR REGION

    • China - 简体中文
    • Japan - 日本語
    • Korea - 한국어
    • Taiwan - 繁體中文

DESIGN EXCELLENCE

  • Digital Design and Signoff
  • Custom IC
  • Verification
  • IP
  • IC Package

SYSTEM INNOVATION

  • System Analysis
  • Embedded Software
  • PCB Design

PERVASIVE INTELLIGENCE

  • AI / Machine Learning
  • AI IP Portfolio

CADENCE CLOUD

Digital Design and Signoff

Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.

  • Logic Equivalence Checking
  • Innovus Implementation and Floorplanning
  • Functional ECO
  • Low-Power Validation
  • Synthesis
  • Power Analysis
  • Constraints and CDC Signoff
  • Silicon Signoff and Verification
  • Library Characterization
  • Test
  • Flows
  • Achieve best PPA with the next-generation Digital Full Flow solution Learn More
  • Address digital implementation challenges with machine learning Watch Now

Custom IC / Analog / RF Design

Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.

  • Circuit Design
  • Circuit Simulation
  • Layout Design
  • Layout Verification
  • Library Characterization
  • RF / Microwave Solutions
  • Flows
  • Solve analog simulation challenges in complex designs Watch Now
  • See how the Virtuoso Design Platform addresses advanced custom IC and system design challenges Watch Now

System Design and Verification

Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.

  • Debug Analysis
  • Emulation
  • Formal and Static Verification
  • FPGA-Based Prototyping
  • Planning and Management
  • Simulation
  • Software-Driven Verification
  • Verification IP
  • System-Level Verification IP
  • Flows
  • Prototype your embedded software development Watch Now
  • Learn how early firmware development enabled first silicon success at Toshiba Memory Watch Now

IP

An open IP platform for you to customize your app-driven SoC design.

  • Interface IP
  • Denali Memory IP
  • Tensilica Processor IP
  • Analog IP
  • System / Peripherals IP
  • Verification IP
  • Solve the challenges of long-reach signaling with Cadence 112G SerDes IP Watch Now
  • Meeting the needs of 5G communication with Tensilica® ConnX B20 DSP IP Download Now

IC Package Design and Analysis

Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.

  • Cross-Platform Co-Design and Analysis
  • IC Package Design
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • Flows
  • Cadence Design Solutions certified for TSMC SoIC advanced 3D chip stacking technology Learn More
  • Four reasons to avoid multi-layer flip-chip pin padstacks Learn More

System Analysis

Cadence® system analysis solutions provide highly accurate electromagnetic extraction and simulation analysis to ensure your system works under wide-ranging operating conditions.

  • See how to improve electrical-thermal co-simulation with the Celsius™ Thermal Solver Watch Now
  • Get true 3D system analysis with faster speeds, more capacity, and integration Watch Now
  • Electromagnetic Solutions
  • RF / Microwave Design
  • Thermal Solutions
  • System Analysis Resources Hub

Embedded Software

PCB Design and Analysis

Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.

  • Design Authoring
  • PCB Layout
  • Library and Design Data Management
  • Analog/Mixed-Signal Simulation
  • SI/PI Analysis
  • SI/PI Analysis Point Tools
  • What's New in Allegro
  • What's New in Sigrity
  • RF / Microwave Design
  • Flows
  • Advanced PCB Design & Analysis Blog
  • Watch how to easily tackle complex and cutting edge designs. Learn More
  • Learn why signal integrity analysis needs to be power-aware Watch Now
  • Augmented Reality Lab Tools

AI / Machine Learning

AI IP Portfolio

INDUSTRIES

  • 5G Systems and Subsystems
  • Aerospace and Defense
  • Automotive
  • AI / Machine Learning

TECHNOLOGIES

  • 3D-IC Design
  • Advanced Node
  • Arm-Based Solutions
  • Cloud Solutions
  • Low Power
  • Mixed Signal
  • Photonics
  • RF / Microwave
See how our customers create innovative products with Cadence Explore Now

SUPPORT

  • Support Process
  • Online Support
  • Software Downloads
  • Computing Platform Support
  • Customer Support Contacts
  • Technical Forums

TRAINING

  • Custom IC / Analog / RF Design
  • Languages and Methodologies
  • Digital Design and Signoff
  • IC Package
  • PCB Design
  • System Design and Verification
  • Tensilica Processor IP
Stay up to date with the latest software Download Now
24/7 - Cadence Online Support Visit Now

CORPORATE

  • About Us
  • Designed with Cadence
  • Investor Relations
  • Leadership Team
  • Computational Software
  • Alliances
  • Corporate Social Responsibility
  • Cadence Academic Network

MEDIA CENTER

  • Events
  • Newsroom
  • Blogs

CULTURE AND CAREERS

  • Culture and Diversity
  • Careers
Learn how Intelligent System Design™ powers future technologies Learn More
Browse Cadence’s latest on-demand sessions and upcoming events. Explore More
View all Products
  • PRODUCTS
    • DESIGN EXCELLENCE
      • Digital Design and Signoff
        • Logic Equivalence Checking
        • Innovus Implementation and Floorplanning
        • Functional ECO
        • Low-Power Validation
        • Synthesis
        • Power Analysis
        • Constraints and CDC Signoff
        • Silicon Signoff and Verification
        • Library Characterization
        • Test
        • Flows
      • Custom IC / Analog / RF Design
        • Circuit Design
        • Circuit Simulation
        • Layout Design
        • Layout Verification
        • Library Characterization
        • RF / Microwave Solutions
        • Flows
      • System Design and Verification
        • Debug Analysis
        • Emulation
        • Formal and Static Verification
        • FPGA-Based Prototyping
        • Planning and Management
        • Simulation
        • Software-Driven Verification
        • Verification IP
        • System-Level Verification IP
        • Flows
      • IP
        • Interface IP
        • Denali Memory IP
        • Tensilica Processor IP
        • Analog IP
        • System / Peripherals IP
        • Verification IP
      • IC Package Design and Analysis
        • Cross-Platform Co-Design and Analysis
        • IC Package Design
        • SI/PI Analysis
        • SI/PI Analysis Point Tools
        • Flows
    • SYSTEM INNOVATION
      • System Analysis
        • Electromagnetic Solutions
        • RF / Microwave Design
        • Thermal Solutions
        • System Analysis Resources Hub
      • Embedded Software
      • PCB Design and Analysis
        • Design Authoring
        • PCB Layout
        • Library and Design Data Management
        • Analog/Mixed-Signal Simulation
        • SI/PI Analysis
        • SI/PI Analysis Point Tools
        • What's New in Allegro
        • What's New in Sigrity
        • RF / Microwave Design
        • Flows
        • Advanced PCB Design & Analysis Blog
        • Augmented Reality Lab Tools
    • PERVASIVE INTELLIGENCE
      • AI / Machine Learning
      • AI IP Portfolio
    • CADENCE CLOUD
  • SOLUTIONS
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
      • INDUSTRIES
        • 5G Systems and Subsystems
        • Aerospace and Defense
        • Automotive
        • AI / Machine Learning
      • TECHNOLOGIES
        • 3D-IC Design
        • Advanced Node
        • Arm-Based Solutions
        • Cloud Solutions
        • Low Power
        • Mixed Signal
        • Photonics
        • RF / Microwave
  • SUPPORT
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
      • SUPPORT
        • Support Process
        • Online Support
        • Software Downloads
        • Computing Platform Support
        • Customer Support Contacts
        • Technical Forums
      • TRAINING
        • Custom IC / Analog / RF Design
        • Languages and Methodologies
        • Digital Design and Signoff
        • IC Package
        • PCB Design
        • System Design and Verification
        • Tensilica Processor IP
  • COMPANY
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers
      • CORPORATE
        • About Us
        • Designed with Cadence
        • Investor Relations
        • Leadership Team
        • Computational Software
        • Alliances
        • Corporate Social Responsibility
        • Cadence Academic Network
      • MEDIA CENTER
        • Events
        • Newsroom
        • Blogs
      • CULTURE AND CAREERS
        • Culture and Diversity
        • Careers

What's New in Allegro

Learn more about new features

  • Board Layout
  • Schematic Capture
  • Data Management
  • Previous Releases

The board design phase is probably the longest step in new product introduction. Cadence® Allegro® PCB design helps you to shorten your overall design process by improving individual and team productivity. Easily minimizing rework by bringing more and more of the post-design verification and analysis process into the early design stages.

Allegro PCB DesignTrue DFM Technology

Manufacturability and testability are fundamental requirements for all your designs. Ultimately, the burden of making a design manufacturable and reliable in the field lies with the PCB designer, regardless of who is responsible for manufacturing or service. Allegro PCB DesignTrue DFM Technology brings real-time manufacturability rule checks into the design environment, minimizing rework and easing new product introduction. Manufacturing rules cover all areas of PCB fabrication, assembly, and test—etching, lamination, drilling, plating, solder masks, silk screens, assembly, and test points.

Integrated Design for Fabrication, Assembly, and Test Constraints

Manufacturing rules are managed as constraints in the familiar constraints manager, coexisting independently with electrical rules that can have greater or fewer constrictive constraints. Fabrication rules cover outlines, masks, annular ring, copper spacing, holes, and silkscreen, to name a few. Assembly rules cover outline, component, fiducial, and pastemask checks. Design for test (DFT) rules help you make sure your test points are accessible and aren’t under a component or near a component too high to access at an angle.

Automatically Translate External Design Constraints

Automatically read and include manufacturing design in constraint manager to ensure no errors are created by manual translation.

Real-Time DFM Verification

With DFM rule checks you can easily sopt violations within your canvas in real time while designing, making it easy to find and fix errors from the start.

Signoff with Confidence

Double-check your DFM rules before signoff with a forced batch check of all rules for your entire design. If you do find something awry, it’s easy to locate and fix in your design.

DesignTrue DFM Partner Portal

Easily request customized DFM rules specific to your design’s technology needs directly from your manufacturing partner. Automatically import those rules without spreadsheets or error-prone manual entry, so you can get real-time DFM rules feedback while you design. Learn more about the DesignTrue DFM technology partner program.

Actionable Analysis Results for PCB Designers

PCB design is where the science of signal integrity (SI) goes from theoretical to real. By bringing actionable analysis results to the PCB designer—in their own environment—Allegro PCB design helps designers complete complex designs faster by minimizing post-analysis rework.

Crosstalk Analysis and Vision

Easily identify and fix crosstalk issues in your design without being an SI expert. Color-coded and numeric visual cues highlight potentially problematic traces on your based on Cadence Sigrity™ analysis technology the experts rely on.

Return Path Analysis and Vision

Easily identify nets with inconsistencies between the signal and return paths and quickly find the cause in real time while you design without waiting for the SI engineer to perform analysis and provide feedback.

Impedance Analysis and Vision

Trace segments or parts of a segment are color coded to show impedance discontinuities based on analysis of where the reference plane is. Segments are color coded to reflect whether the impedance is above, below, or meets the impedance constraints.

Coupling Analysis and Vision

Coupling analysis and vision provides a view of where crosstalk issues may occur. Visual feedback on where higher coupling is occurring and who the aggressor is allows PCB designers to reduce iterations with SI and power integrity (PI) engineers. Hovering over a trace gives designers the detailed information they need to resolve the issues.

Allegro Symphony Real-Time Concurrent PCB Design Collaboration

The way we collaborate is changing. Everyone is hyper-specialized and spending expert engineering resources where they can make the most impact, which is one aspect of making sure your team is running at peak efficiency. Cadence Allegro PCB Symphony™ Team Design Option supports collaborative placement, routing, auto-interactive routing, interactive routing, and shape design to let your team dedicate their time and efforts to get designs done faster through real-time concurrent design collaboration.

Collaborate With or Without a Dedicated Server

Establish a remote server that client users connect to, allowing for dedicated hardware resources and more reliable centralized access. Or use a simple startup—a single-use server on any client machine to enable instant collaboration between peers on a given design.

Real-Time Concurrent PCB Design Collaboration

Local and dispersed teams can collaborate in real time on a single design, and instantly see the changes being made by their teammates. Conflicts are easily avoided by restricting access to an object or objects being edited by a user, dramatically reducing routing time and eliminating the need to merge multiple versions.

Managed Constraint Manager Controls

A single user can have exclusive access to define or update constraints through the constraint manager while all other members continue to design in a constraint-driven flow.

Interactive 3D Canvas with Rigid-Flex in Collaborative Environment

Individual engineers and designers can visualize the board in the interactive 3D canvas while other team members continue in their own 2D or 3D canvas.

Interactive 3D Canvas with Rigid-Flex and Seamless Mechanical Collaboration

Your products all have three dimensions. And viewing them in 3D is great, but going back and forth from a 2D design and a 3D visualization feels a lot like trial and error. Don’t just view in 3D, design in 3D with the Allegro interactive 3D canvas.

3D Bending of Flex Material

Bend flex circuitry in your design individually or in groups to verify assembly and fit to see any collisions that may happen when folded.

3D Component Placement and Movement

Move and place components in 3D, where it’s easiest to find and fix collisions.

Seamless ECAD/MCAD Collaboration

Product design is a collaborative, but often an iterative process between multiple domain experts. It’s a delicate balancing act of maintaining the divide between domains of expertise but allowing for smooth collaboration.

Advanced Productivity Features

PCB routing is where designers spend most of their workday. Productivity, teamwork, and the right-first-time accuracy that Allegro delivers are the best ways to shorten your overall design time.

Place Vision

Visualize propagation delay constraints in real time while you place critical components, so you can balance optimizing design performance and finding enough room for everything.

Managed Circuit Reuse Placement and Replication

Create reusable modules of completed circuitry from your library to use in new designs, even on boards with different layer stackups. Applying the module is as easy as copying and pasting in a document, but unlike copy-paste, you can manage the module in a library and share it with your whole team.

Route Vision and Optimization

Automatically center individual routes between via and pin channels, and evenly space between multiple routes for clean and neat routes when hugging and shoving. Clean up and optimize traces for spacing and balance, functionality, and manufacturability—an easy way to improve performance and yield—with one quick look. Visualize object- and route-spacing constraints while routing to determine whether a trace will fit before attempting.

Front-End Schematic Aided Placement

Speed up design transfer and component placement by:

  • Placing components relative to their location on the schematic
  • Placing all associated components relative to the parent pin location
  • Placing associated decoupling capacitors with BGAs, allowing you to easily place hundreds of capacitors near the pins that need to be decoupled

TRAINING COURSES

  • Related Products

    • Allegro PCB Designer
    • Allegro PCB DesignTrue DFM Technology
News ReleasesVIEW ALL
  • Rockley Photonics Collaborates with Cadence to Create a High-Performance System for Hyperscale Data Centers 12/02/2020

  • Cadence DesignTrue DFM Ecosystem Connects Manufacturers with Customers to Ensure PCB Design Manufacturability Early in the Design Process 09/04/2018

  • Cadence Sigrity 2018 Release Accelerates PCB Design Cycles by Integrating 3D Design and 3D Analysis 07/19/2018

  • New Cadence Allegro PCB DesignTrue DFM Technology Accelerates New Product Development and Introduction Process 09/12/2017

  • New Cadence Virtuoso System Design Platform Provides Seamless Design Flow Between IC, Package and Board 05/30/2017

Blogs VIEW ALL

A Great Place to Do Great Work!

Sixth year on the FORTUNE 100 list

Our Culture Join The Team
  • Products
  • Custom IC and RF
  • Digital Design and Signoff
  • IC Package
  • IP
  • PCB Design
  • System Analysis
  • Verification
  • All Products
  • Company
  • About Us
  • Leadership Team
  • Investor Relations
  • Alliances
  • Careers
  • Cadence Academic Network
  • Supplier
  • Media Center
  • Events
  • Newsroom
  • Designed with Cadence
  • Blogs
  • Forums
  • Contact Us
  • General Inquiry
  • Customer Support
  • Media Relations
  • Global Office Locator

Stay Connected

Please confirm to enroll for subscription!

Stay Connected

Thank you for subscribing. You will get an email to confirm your subscription.

© 2021 Cadence Design Systems, Inc. All Rights Reserved.

Terms of Use Privacy US Trademarks Do Not Sell My Personal Information
Connect with us