Overview

Create Fast, Accurate, and Trusted Custom Silicon

The Cadence Virtuoso Layout Suite, part of the Virtuoso Studio, reinvents this industry-leading solution to create trusted analog, digital, and mixed-signal designs. While enabling the “More Than Moore” paradigm with heterogeneous integration, accelerated tool performance and differentiated productivity features enable faster integrated circuit (IC) design convergence with higher quality. Whether it’s device-level, cell-level, chip-level, or system-level design, Virtuoso Layout Suite provides advanced automation capabilities for collaboration, layout planning, placement, and routing with powerful in-design analysis and electrical awareness.

Seamlessly integrated with the Virtuoso Schematic Editor and the Virtuoso Analog Design Environment, the Virtuoso Layout Suite enables the creation of quality artwork that is both fast and silicon accurate.

cubes image

Key Benefits

Proven Solution Trusted by Industry-Leading Customers and Foundries with Accelerated Performance and Productivity for Faster Design Convergence

4X Faster

Fast interactive layout editing from device-level designs to the entire system

Empowering

Assisted layout automation to create a powerful layout with complete user control

Better Layout Productivity

Revolutionary automated place-and-route technologies for quick turnaround time

Support for Advanced Nodes

Flows and methodologies to tackle process node complexities of the Angstrom era

Integrated Collaboration

Design-intent-driven front-to-back collaborative platform for correct-by-construction layout

In-Design Verification and Analysis

Signoff-quality DRC and parasitic feedback during layout construction using Cadence’s Pegasus Physical Verification Solution and Quantus Extraction Solution

Offerings

Three Tiers of Increasing Layout Automation and Designer Productivity

The enhanced Virtuoso Layout Suite offers three tiers of increasing layout automation and designer productivity – from advanced full custom connectivity-driven interactive layout (XL) through electrical-driven assisted custom layout automation (EXL), to full custom layout automation (MXL).

Virtuoso Layout Suite XL

Connectivity-Driven Interactive Layout

Virtuoso Layout Suite XL sets a new standard for custom layout authoring. Connectivity and design-intent-driven tool flow coupled with signoff-quality DRC checking ensure correct-by-construction layout with shorter verification cycles. The tool provides additional layout productivity by leveraging multi-threaded and distributed processing for editing commands. New enhanced caching capabilities improve design access times while our powerful SKILL scripting language continues to provide direct database access for tool configuration and customization as well as interoperability with other tools.

  • Connectivity-driven editing for correct-by-construction layout
  • In-design signoff quality DRC analysis leveraging the Pegasus Physical Verification
  • Industry-standard core editing features for masterful layout creation while maintaining XL compliance
  • Application-readiness checkers for XL-based flows and methodologies
  • Enhanced collaboration between circuit design and layout generation through design intent
  • Interactive device array creation using module generators (ModGens)
  • High-performance custom digital array generation using symbolic placement of devices (SPD)
  • Assisted wire editing, including custom specialty routing types such as bus/bundle, and shielding
  • Fast interactive device placement through cloning

Virtuoso Layout Suite EXL

Electrical-Driven Assisted Automation

Virtuoso Layout Suite EXL boasts a robust set of industry-leading technologies for improved layout productivity including custom automatic placement and fill, assisted routing, and analog/mixed-signal floorplanning. These technologies revolutionized the way layout is generated, complementing hand-crafted layout that boost layout designer productivity by 2X to 20X. In addition, Virtuoso Layout Suite EXL provides in-design signoff DRC flows as well as electrical analysis flows for analog and RF design.

  • Concurrent layout editing for collaborative layout construction and design-space exploration
  • Optimized floorplan creation with virtual hierarchy and connectivity analysis
  • Crafted array creation with abstracted placement
  • Automated structured device placement for fast high-quality analog layout creation
  • Assisted routing for analog circuits with automated mesh generation
  • Partial layout electrical analysis leveraging the Quantus Extraction Solution signoff extraction engine
  • Simulation-driven interactive routing for electromagnetic (EM)-correct route generation and post-route EM-IR visualization
  • In-design EM analysis for RF circuit components leveraging the integration with Cadence EMX Planar 3D engine
  • Fully automatic flow for stitching n-ports generated with the EMX solver with RC parasitics in Cadence Quantus SmartView
Learn More

Virtuoso Layout Suite MXL

Full Custom Layout Automation from Device to Block to Chip to Package

Virtuoso Layout Suite MXL unleashes the next frontier with not only new automation technologies for IC design but system-level design capabilities to address the More-than-Moore paradigm. Its integrated automated place-and-route solution with unified UI and interface across all IC design challenges cuts down custom layout implementation from days to minutes. The generative AI-enabled design reuse flow allows engineers to capture design intent from previous-generation designs while migrating layouts to the next-generation process nodes. In addition, Virtuoso Layout Suite MXL allows designers to design their ICs in the presence of the larger system-level design by providing technologies to address heterogeneous design, such as co-design and multi-fabric EM and thermal analysis.

  • Fully integrated place-and-route flow for device, standard cell, and chip assembly
  • Spine-style specialty routing of high-capacity memory layout
  • Track-based device-level automatic router for custom/analog device-level layout
  • Generative AI-based layout reuse technology to leverage previous generation for capturing design intent
  • Co-design IC and package layout together for connectivity checks and consistent data handoff
  • Seamless interoperability between Cadence Allegro Package Designer SiP Layout Option and Virtuoso Studio for heterogeneous design and signoff
  • Tight integration of Cadence Clarity 3D Solver for multi-fabric EM analysis and Cadence Celsius Thermal Solver for multi-fabric thermal analysis

Technologies

Advanced-Node Solutions

Custom Design Migration

Heterogeneous Integration

Integrated Place and Route

Resources

Browse Recommended Resources

News

View All

Cadence Digital, Custom/Analog Design Flows Certified and Design IP Available for Intel 16 FinFET Process

  • 11 Jul 2023
  • News Release

Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies

  • 28 Jun 2023
  • News Release

Cadence Digital and Custom/Analog Design Flows Certified for Samsung Foundry’s SF2 and SF3 Process Technologies

  • 28 Jun 2023
  • News Release
View All

Blogs

View All
View All

Training and Support

Need Help?

Training

The Training Learning Maps help you get a comprehensive visual overview of learning opportunities.
Training News - Subscribe

Browse training

Online Support

The Cadence Online Support (COS) system fields our entire library of accessible materials for self-study and step-by-step instruction.

Request Support

Technical Forums

Find community on the technical forums to discuss and elaborate on your design ideas.


Find Answers in cadence technical forums

Related Products