• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • Products
  • Solutions
  • Support
  • Company

Free Trials

Cadence.AI

  • Millennium Platform

    AI-driven digital twin supercomputer

  • Cadence Cerebrus AI Studio

    Multi-block, multi-user SoC design platform

  • Optimality Intelligent System Explorer

    AI-driven Multiphysics analysis

  • Verisium Verification Platform

    AI-driven verification platform

  • Allegro X AI

    AI-driven PCB Design

  • Tensilica AI Platform

    On-device AI IP

IC Design & Verification

  • Virtuoso Studio

    Analog and custom IC design

  • Spectre Simulation

    Analog and mixed-signal SoC verification

  • Innovus+ Platform

    Synthesis and implementation for advanced nodes

  • Xcelium Logic Simulation

    IP and SoC design verification

  • Silicon Solutions

    Protocol IP and Compute IP, including Tensilica IP

  • Palladium and Protium

    Emulation and prototyping platforms

System Design & Analysis

  • Allegro X Design Platform

    System and PCB design platform

  • Allegro X Adv Package Designer Platform

    IC packaging design and analysis platform

  • Sigrity X Platform

    Signal and power integrity analysis platform

  • AWR Design Environment Platform

    RF and microwave development platform

  • Cadence Reality Digital Twin Platform

    Data center design and management platform

  • Fidelity CFD Platform

    Computational fluid dynamics platform

  • All Analog IC Design Products

  • All Verification Products

  • All Digital Design and Signoff Products

  • All 3D-IC Design Products

  • All PCB Design Products

  • All 3D Electromagnetic Analysis Products

  • All Thermal Analysis Products

  • All Molecular Simulation Products

  • All Cadence Cloud Services and Solutions

  • All Products (A-Z)

Industries

  • 5G Systems and Subsystems
  • Aerospace and Defense
  • Automotive
  • Data Center Solutions
  • Hyperscale Computing
  • Life Sciences

Services

  • Services Overview
  • Chiplet Design Services
  • Custom Silicon Services

Technologies

  • Artificial Intelligence
  • 3D-IC Design
  • Advanced Node
  • Arm-Based Solutions
  • Chiplets
  • Cloud Solutions
  • Computational Fluid Dynamics
  • Functional Safety
  • Low Power
  • Mixed-signal
  • Molecular Simulation
  • Multiphysics System Analysis
  • Photonics
  • RF / Microwave
Designed with Cadence See how our customers create innovative products with Cadence
Explore Cadence Cloud Now Explore Cadence Cloud Now

Support

  • Support Process
  • Online Support
  • Software Downloads
  • Computing Platform Support
  • Customer Support Contacts
  • Community Forums
  • OnCloud Help Center
  • Doc Assistant

Training

  • Computational Fluid Dynamics Courses
  • Custom IC / Analog / Microwave & RF Design Courses
  • Digital Design and Signoff Courses
  • IC Package Courses
  • Languages and Methodologies Courses
  • Mixed-Signal Design Modeling, Simulation, and Verification
  • Onboarding Curricula
  • PCB Design Courses
  • Reality DC
  • System Design and Verification Courses
  • Tech Domain Certification Programs
  • Tensilica Processor IP Courses
Stay up to date with the latest software
Cadence award-winning online support available 24/7
Connect with expert users in our Community Forums

Corporate

  • About Us
  • Designed with Cadence
  • Investor Relations
  • Leadership Team
  • Computational Software
  • Alliances
  • Channel Partners
  • Technology Partners
  • Corporate Social Responsibility
  • Cadence Academic Network
  • Intelligent System Design

Culture and Careers

  • Careers
  • Culture
  • One Team
  • Intern and Grads

Media Center

  • Cadence Events
  • Events
  • Newsroom
  • Blogs
Cadence Giving Foundation
Premier Cadence Events

This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Products

    • Products

      Cadence.AI

      • Millennium Platform

        AI-driven digital twin supercomputer

      • Cadence Cerebrus AI Studio

        Multi-block, multi-user SoC design platform

      • Optimality Intelligent System Explorer

        AI-driven Multiphysics analysis

      • Verisium Verification Platform

        AI-driven verification platform

      • Allegro X AI

        AI-driven PCB Design

      • Tensilica AI Platform

        On-device AI IP

    • Products

      IC Design & Verification

      • Virtuoso Studio

        Analog and custom IC design

      • Spectre Simulation

        Analog and mixed-signal SoC verification

      • Innovus+ Platform

        Synthesis and implementation for advanced nodes

      • Xcelium Logic Simulation

        IP and SoC design verification

      • Silicon Solutions

        Protocol IP and Compute IP, including Tensilica IP

      • Palladium and Protium

        Emulation and prototyping platforms

    • Products

      System Design & Analysis

      • Allegro X Design Platform

        System and PCB design platform

      • Allegro X Adv Package Designer Platform

        IC packaging design and analysis platform

      • Sigrity X Platform

        Signal and power integrity analysis platform

      • AWR Design Environment Platform

        RF and microwave development platform

      • Cadence Reality Digital Twin Platform

        Data center design and management platform

      • Fidelity CFD Platform

        Computational fluid dynamics platform

    • All Analog IC Design Products
    • All Verification Products
    • All Digital Design and Signoff Products
    • All 3D-IC Design Products
    • All PCB Design Products
    • All 3D Electromagnetic Analysis Products
    • All Thermal Analysis Products
    • All Molecular Simulation Products
    • All Cadence Cloud Services and Solutions
    • All Products (A-Z)
  • Solutions

    Industries

    • 5G Systems and Subsystems

    • Aerospace and Defense

    • Automotive

    • Data Center Solutions

    • Hyperscale Computing

    • Life Sciences

    Services

    • Services Overview

    • Chiplet Design Services

    • Custom Silicon Services

    Technologies

    • Artificial Intelligence

    • 3D-IC Design

    • Advanced Node

    • Arm-Based Solutions

    • Chiplets

    • Cloud Solutions

    • Computational Fluid Dynamics

    • Functional Safety

    • Low Power

    • Mixed-signal

    • Molecular Simulation

    • Multiphysics System Analysis

    • Photonics

    • RF / Microwave

    Designed with Cadence See how our customers create innovative products with Cadence
    Explore Cadence Cloud Now Explore Cadence Cloud Now
  • Support

    Support

    • Support Process

    • Online Support

    • Software Downloads

    • Computing Platform Support

    • Customer Support Contacts

    • Community Forums

    • OnCloud Help Center

    • Doc Assistant

    Training

    • Computational Fluid Dynamics

    • Custom IC / Analog / RF Design

    • Digital Design and Signoff

    • IC Package

    • Languages and Methodologies

    • Mixed-Signal Design Modeling, Simulation, and Verification

    • Onboarding Curricula

    • PCB Design

    • Reality DC

    • System Design and Verification

    • Tech Domain Certification Programs

    • Tensilica Processor IP

    Stay up to date with the latest software
    Cadence award-winning online support available 24/7
    Connect with expert users in our Community Forums
  • Company

    Corporate

    • About Us

    • Designed with Cadence

    • Investor Relations

    • Leadership Team

    • Computational Software

    • Alliances

    • Channel Partners

    • Technology Partners

    • Corporate Social Responsibility

    • Cadence Academic Network

    • Intelligent System Design

    Culture and Careers

    • Careers

    • Culture

    • One Team

    • Intern and Grads

    Media Center

    • Cadence Events

    • Events

    • Newsroom

    • Blogs

    Cadence Giving Foundation
    Premier Cadence Events

Free Trials

White Papers

  1. Product and Solutions Resources
  2. White Papers

FILTER BY:

Streamlining Functional Verification for Multi-Die and Chiplet Designs

09 Jul 2025

Learn More
Cache-Coherent Symmetric Multiprocessing with LX8 Controllers on HiFi DSPs

19 Jun 2025

Learn More
Accelerating High-Lift Aerodynamics: Automated Meshing for CFD Excellence

13 Jun 2025

Learn More
Designing for Reliability with a System Life Estimator

13 Jun 2025

Learn More
Designing Data Centers for Increasing IT Densities and AI Workloads

13 Jun 2025

Learn More
A New RF Platform for Silicon MMIC and System Design

13 Jun 2025

Learn More
Cadence Cerebrus AI Studio

Agentic AI, Multi-Block Multi-User SoC Design Platform

30 Apr 2025

Kumkum Bhatt, Product Management Director (AIF), Cadence

Learn More
Cadence Innovus+ Synthesis and Implementation System White Paper

Integrated RTL to GDS Chip Design Delivering Accelerated Results

30 Apr 2025

By Rod Metcalfe, Product Management Group Director, Digital Design and Signoff Group, Cadence

Learn More
Allegro X AI for Generative System Design

The cloud-based Cadence Allegro X AI system design technology leverages generative AI and search to synthesize PCBs directly using physics-based analysis and high-level design goals.

20 Feb 2025

Learn More
Autodesk and Cadence: Seamless ECAD and MCAD Collaboration

20 Feb 2025

by
Edwin Robledo, Autodesk
Amlendu Shekhar Choubey, Cadence

Learn More
Thermal Analysis of 3D Stacking and BEOL Technologies with Functional Partitioning of Many-Core RISC-V SoC

29 Jan 2025

Learn More
Application of External CFD Modeling in Data Center Design

22 Jan 2025

Learn More
Fully Coupled CFD Simulations for Micro Gas Turbine Engines

19 Dec 2024

Learn More
High-Fidelity Noise Prediction for Aerospace and Automotive Industries

15 Oct 2024

Learn More
Power Module Design for Electric Vehicles – Addressing Reliability and Safety

04 Oct 2024

Learn More
Radar-based Vital Signs Detection for In-cabin Applications

03 Oct 2024

Learn More
Data Center Digital Twin Return on Investment from an Environmental Standpoint

23 Sep 2024

Learn More
Cabin Comfort: Aeroacoustics Simulation for Car Interior Noise Prediction

06 Aug 2024

Learn More
GPU-Accelerated Large-Eddy Simulations of NASA Fan Noise

06 Aug 2024

Learn More
Intel and Cadence Collaboration on UCIe: Demonstration of Simulation Interoperability

A UCIe Case Study

02 Aug 2024

By Brooke Taylor, Gary Dick, Johnathan Edmonds, Didem Turker Melek, and Mayank Bhatnagar, Cadence

Learn More
Bird’s Eye View on Tensilica Vision DSPs

August 2024

31 Jul 2024

Learn More
Aeroacoustics Large-Eddy Simulation of VTOL Aircraft Design

17 Jul 2024

Learn More
Cadence Janus NoC

25 Jun 2024

Learn More
How Does Reclaiming Data Center Lost Capacity Result in Return on Investment?

Effectiveness of long-term data center management solutions, maximizing efficiency via capacity recovery

04 Jun 2024

By Dave King, Cadence

Learn More
Steady and Unsteady Full-Engine Simulations

15 May 2024

Learn More
New Meshing Methods for Ship Propellers and Hydrofoils

15 May 2024

Learn More
Advancing the Future of Hearing Aids with Cadence

14 May 2024

By Casey Ng, Product Marketing Director, and Vinod Kumar Khera, PhD

Learn More
Cadence Cerebrus in SaaS and Imagination Technologies Case Study

14 Feb 2024

Learn More
Sigrity X - Redefining Signal and Power Integrity

05 Feb 2024

Learn More
3D Connection Artifacts in PDN Measurements

31 Jan 2024

By Ethan Koether, Amazon; Kristoffer Skytte, John Phillips, Shirin Farrahi, Cadence; Joseph Hartman, Oracle; Sammy Hindi, Ampere Computing Inc.; Mario Rotigni, STMicroelectronics; Gustavo Blando, Istvan Novak, Samtec

Learn More
Demystifying Mixed-Signal Simulation for Digital Verification Engineers

06 Dec 2023

Learn More
Bridging the Gap Between Industry and Academia

30 Oct 2023

Dr. Patrick Haspel, Group Director of Global Academic Partnerships and University Programs, Cadence

Learn More
Intelligent System Design

30 Oct 2023

Learn More
Computational Software

30 Oct 2023

Learn More
3D-IC Design Challenges and Requirements

30 Oct 2023

By John Park, Product Management Group Director, Cadence

Learn More
SLAM and DSP Implementation

30 Oct 2023

By Amol Borkar, Senior Product Marketing Manager, Tensilica Vision and AI IP Group, Cadence

Learn More
20nm Design

How this Advanced Technology Node Will Transform SoCs and EDA

30 Oct 2023

Learn More
Cloud—The Future of Electronic Design Automation

30 Oct 2023

By Cadence

Learn More
How the Productivity Advantages of High-Level Synthesis Can Improve IP Design, Verification, and Reuse

30 Oct 2023

By Dave Pursley, Cadence Design Systems

Learn More
800G Ethernet MACsec Integration and Verification

26 Oct 2023

By Rianta and Cadence

Learn More
Thermal Warpage Simulation of a Temperature-Dependent Linear Elastic Material Package

26 Oct 2023

Yi-Jui Chang

Learn More
Thermal and Stress Analysis of 3D-ICs with Celsius Thermal Solver

26 Oct 2023

By Melika Roshandell and Yun Dai, Cadence

Learn More
Designing High-Performance Electronics for Today’s Hyperconnected Systems

26 Oct 2023

Learn More
How a Team-Based Approach to PCB Power Integrity Analysis Yields Better Results

26 Oct 2023

By Brad Brim and Dennis Nagle, Product Engineering Architects, Cadence

Learn More
Three Ways that Allegro TimingVision Environment Speeds Up Timing Closure of High-Speed PCB Interfaces

26 Oct 2023

By Hemant Shah, Cadence

Learn More
Automating Inter-Layer In-Design Checks in Rigid-Flex PCBs

26 Oct 2023

By Ed Hickey, Product Engineering Director, Cadence

Learn More
Building Differentiated Products Through Shorter, More Predictable Design Cycles

26 Oct 2023

Learn More
TIE Language—The Fast Path to High-Performance Embedded SoC Processing

26 Oct 2023

Learn More
Meeting Multiple IoT Application Requirements with a Single, Configurable DSP Core

26 Oct 2023

By Neil Robinson, Cadence Design Systems 

Learn More
Fixed-Point and Floating-Point FMCW Radar Signal Processing with Tensilica DSPs

26 Oct 2023

April 2022

Learn More
Tensilica DSPs Support in Eigen Library

26 Oct 2023

November 2022

Learn More
Tensilica DSP Code Generation Toolbox with MATLAB/Simulink

26 Oct 2023

September 2022

Learn More
Moving to the Next Level of Autonomous Driving Through Advanced, Extensible DSPs

26 Oct 2023

Learn More
HiFi 1, an Ultra-Low Energy DSP for TWS, Bluetooth Headset, and Always-on Applications

26 Oct 2023

Learn More
IP Solutions for a Data-Centric World

26 Oct 2023

By Arif Khan, Cadence

Learn More
Accelerate Adoption of High-Speed, Low-Latency, Cache-Coherent Standards Using Formal Verification

26 Oct 2023

By Hamish Hendry, Sakthivel Ramaiah, Derek McAulay, Gary Dick, Cadence

Learn More
Interop Shift Left: Using Pre-Silicon Simulation for Emerging Standards

A CXL Case Study

26 Oct 2023

By Martin James, Gary Dick, and Arif Khan, Cadence with Suhas Pai and Brian Rea, Intel

Learn More
Efficient Verification of Mixed-Signal SerDes IP Using UVM

26 Oct 2023

Varun R, Senior Design Engineer, Cadence Vinayak Hegde, Design Engineering Manager, Cadence

Learn More
Leveraging Multi-Protocol PHY for PCIe to Cope with SoC Design Complexity

26 Oct 2023

By William Chen, Cadence

Learn More
Addressing the “Power-Aware” Challenges of Memory Interface Designs

26 Oct 2023

Learn More
Overcoming Signal, Power, and Thermal Challenges Implementing GDDR6 Interfaces

26 Oct 2023

By Brad Griffin

Learn More
Power-Aware Analysis Solution

26 Oct 2023

By Zhen Mu, Sr. Principal Product Engineer, Cadence

Learn More
Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

26 Oct 2023

By Ken Willis, Product Engineering Architect; Ambrish Varma, Senior Principal Software Engineer; Dr. Kumar Keshavan, Senior Software Architect; Cadence

Learn More
How to Achieve 10X Faster Power Integrity Analysis and Signoff

26 Oct 2023

By Jerry Zhao, Product Director, Cadence

Learn More
Unified Compression and LBIST in a Physically Aware Environment

26 Oct 2023

By Christos Papameletis, Principal Software Engineer; Vivek Chickermane, Sr. Group Director R&D, Cadence

Learn More
Automated HW/SW Co-Design of DSP Systems Composed of Processors and Hardware Accelerators

26 Oct 2023

By Jeff Roane, Director of Product Management, Cadence

Learn More
Techniques to Accelerate Power and Timing Signoff of Advanced-Node SoCs

26 Oct 2023

By Jerry Zhao and Ruben Molina, Cadence Design Systems

Learn More
Compressing Datasets Created During Silicon Design

26 Oct 2023

By Guru Rao, Distinguished Engineer; Shakir Abbas, Software Engineering Group Director; Mohammad Mirfendereski, Configuration Management Architect; Cadence Harsh Sharangpani, CEO and CTO; Rajesh Patil, VP-Business Development; Ascava

Learn More
Hierarchical Timing Analysis: Pros, Cons, and a New Approach

26 Oct 2023

By Pawan Gandhi, Naresh Kumar, Oleg Levitsky, Sharad Mehrotra, Ed Martinage, Brandon Bautz, Venkat Thanvantri, Prashant Sethia, and Ruben Molina, Cadence Design Systems, Inc.

Learn More
Accelerate Algorithm to Silicon Development with Stratus HLS

26 Oct 2023

By Jeff Roane, Director of Product Management, and Vinod Kumar Khera, PhD

Learn More
How High-Level Synthesis Was Used to Develop an Image-Processing IP Design from C++ Source Code

Methodology helped accommodate late spec changes on aggressive delivery schedule

26 Oct 2023

By Dr. Christoph Puttmann, ASIC Development Expert, Bosch Sensortec GmbH, and

Nils Luetke-Steinhorst, Principal Application Engineer, Cadence

Learn More
Case Study: Blu Wireless Boosts SystemC Design and Verification Productivity Using High-Level Synthesis Technology

26 Oct 2023

By Ray McConnell, Blu Wireless, and

Mike Meredith, Cadence Design Systems

Learn More
Best Full-Flow PPA

26 Oct 2023

By Cadence

Learn More
Using High-Level Synthesis to Design and Verify 802.11ah Baseband IP

26 Oct 2023

By Farhad Mighani, Michael Sharp, and Mike McNamara, Adapt-IP; and Dave Pursley, Cadence

Learn More
A Faster, More Accurate Approach for System-Level Performance Verification of a Wireless RFIC Design

26 Oct 2023

By Nebabie Kebebew and Rich Davis, Cadence

Learn More
Consolidating RF Flow for High-Frequency Product Design

26 Oct 2023

By Michael Thompson, Senior Solutions Architect, Cadence

Learn More
Plan-Based Analog Verification Methodology

26 Oct 2023

By Dr. Walter Hartong, Cadence

Learn More
Revolution by Evolution: Getting to the Next Technology Breakthrough in Analog Simulation

26 Oct 2023

By Art Schaldenbrand, Senior Product Marketing Manager, Cadence

Learn More
Analog Reliability Analysis for Mission-Critical Applications

26 Oct 2023

By Art Schaldenbrand, Senior Product Manager, Cadence

Learn More
Accelerating Monte Carlo Analysis at Advanced Nodes

26 Oct 2023

By Lucas Zhang, Sr Principal Software Engineer; Hongzhou Liu, Software Engineering Director; and Steve Lewis, Product Management Director, Cadence

Learn More
Addressing Memory Characterization Capacity and Throughput Requirements with Dynamic Partitioning

26 Oct 2023

By Federico Politi and

Ahmed Elzeftawi, Cadence

Learn More
Addressing Process Variation and Reducing Timing Pessimism at 16nm and Below

26 Oct 2023

By Ahmed Elzeftawi, Sr. Principal Product Manager, and

Ken Tseng, Software Engineering Group Director, Cadence

Learn More
Liberate Characterization Portfolio

A complete solution for fast and accurate characterization and validation

26 Oct 2023

Learn More
PVS Interactive Short Locator: Establishing Efficiency and Predictability in the LVS Short Debug Process for Advanced SoC Design

26 Oct 2023

Learn More
Radar-based Multi-target Tracking on ConnX 110 DSP

March 2023

24 Oct 2023

Learn More
Is it Necessary to Make Great DSPs Greater?

24 Oct 2023

Learn More
Why a DSP is Indispensable in the New World of AI

19 Oct 2023

By Pulin Desai, product management group director, Tensilica IP, Cadence

Learn More
Chiplets and Heterogeneous Packaging Are Changing System Design and Analysis

14 Sep 2023

By John Park, Product Management Group Director for Advanced IC Packaging, Cadence

Learn More
Unleashing the Power of Generative AI in Chip, System, and Product Design

27 Jun 2023

By Author Name One,

Sencond Author Name Two

Learn More
Overcoming Signal Integrity Challenges of 112G Connections

27 Jun 2023

By Cadence

Learn More
Accelerating Monte Carlo Simulations for Faster Statistical Variation Analysis, Debugging, and Signoff of Circuit Functionality

27 Jun 2023

Dr. David Varghese, Software Architect, Spectre R&D Cadence

Learn More
Machine Learning-Driven Full-Flow Chip Design Automation

27 Jun 2023

By Rod Metcalfe, ML Product Manager, Cadence

Learn More
Impact of Finite Interconnect Impedance Including Spatial and Domain Comparison of PDN Characterization

27 Jun 2023

By Ethan Koether, Amazon; Kristoffer Skytte, Cadence; John Phillips, Cadence; Shirin Farrahi, Cadence; Julia Van Burger, Samtec; Joseph Hartman, Oracle; Mario Rotigni, retired; Jason Miller, Amazon; Gustavo Blando, Samtec; Istvan Novak, Samtec

Learn More
How to Speed Up Large-Scale EM Simulation of ICs Without Compromising Accuracy

02 Jun 2023

Learn More
FMEDA-Driven SoC Design of Safety-Critical Semiconductors

22 May 2023

Learn More
Accelerating Monte Carlo Analysis at Advanced Nodes

19 Apr 2023

Learn More
Fortune: 100 Best Companies to Work for 2025

A Great Place to Do Great Work!

Tenth year on the FORTUNE 100 list

Wall Street Journal Best Managed Companies

The Wall Street Journal

Best Managed Companies

Our Culture Join The Team

Products Products

  • Custom IC and RF
  • Digital Design and Signoff
  • IC Package
  • Silicon Solutions
  • PCB Design
  • System Analysis
  • Verification
  • All Products

Company Company

  • About Us
  • Leadership Team
  • Investor Relations
  • Alliances
  • Channel Partners
  • Technology Partners
  • Careers
  • Cadence Academic Network
  • Supplier

Media Center Media Center

  • Events
  • Newsroom
  • Designed with Cadence
  • Blogs
  • Forums
  • Glossary
  • Resources

Contact Us Contact Us

  • Customer Support
  • Media Relations
  • Global Office Locator
  • Information Security

Sign up to receive the latest Cadence news

Thank you for subscribing. You will get an email to confirm your subscription.

English (US)
  • English
    United States
  • 简体中文
    China
  • 日本語
    Japan
  • 한국어
    Korea
  • 繁體中文
    Taiwan

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • US Trademarks
  • Terms of Use
  • Privacy
  • Cookie Policy
  • Accessibility
  • Do Not Sell or Share My Personal Information

© 2025 Cadence Design Systems, Inc. All Rights Reserved.