Filter Results:
Addressing the Challenge of Verifying System-Level Performance
1 MB
System-Level Coherency Verification Challenges
This paper gives a brief introduction to coherency in modern SoCs and the challenges facing SoC integrators in ensuring rock-solid system function and describes how Cadence® System-Level Verification IP (S...
1 MB
Accelerating SoC Verification Throughput with System VIP
22 Dec 2020
Improve SoC-Level Verification Efficiency by Up to 10X with System VIP
Chip-level testbench creation, multi-IP and CPU traffic generation, performance bottleneck identification, and data and cache-coherency verification all lack automation. The effort required to complete the...
01 Dec 2020
Cadence Delivers Verification Throughput
Watch Paul Cunningham explain how Cadence offers our customers and partners a verification flow that delivers the absolute highest verification throughput in our industry.
01 Dec 2020
Smart Verification Technology and Solutions
Watch Ziyad Hanna explain how Cadence offers our customers and partners a smart verification solution that delivers the highest productivity and verification throughput in the industry.
01 Dec 2020
Cadence Brings Verification IP to the Chip Level with New System VIP Solution
Cadence today announced Cadence System VIP, a new suite of tools and libraries for automating system-on-chip (SoC) testbench assembly, bus and CPU traffic generation, cache-coherency validation and system ...
13 Oct 2020
Introduction to System VIP
Listen to Nick Heaton, Cadence Distinguished Engineer, as he gives an introduction to System VIP, a new suite of tools and libraries that enables up to 10X efficiency gains in system-level testbench assemb...
12 Oct 2020
Display: