Filter Results:
- System VIP (11)
- System Design and Verification (8)
- JaperGold Verification Platform (2)
- Verification IP (2)
- Palladium Z1 Series (1)
- Protium X1 Enterprise Prototyping Platform (1)
- Incisive vManager Solution (1)
- Simulation and Testbench Verification (1)
- Xcelium Logic Simulation (1)
- Perspec System Verifier (1)
- System Performance Analyzer (1)
- System Testbench Generator (1)
- System Traffic Libraries (1)
- System Verification Scoreboard (1)
Renesas Deploys Cadence Interconnect Workbench with Palladium Z1 PlatformRenesas and Cadence
Renesas Deploys Cadence System Testbench
Generator, System Performance Analyzer,
vManager Verification Management, and
Palladium Z1 Enterprise Emulation …
1 MB
|
System-Level Coherency Verification ChallengesThis paper gives a brief introduction to coherency in modern SoCs and the challenges facing SoC integrators in ensuring rock-solid system function and describes how Cadence® System-Level Verification IP (S...
1 MB
|
Addressing the Challenge of Verifying System-Level Performance
1 MB
|
CadenceTECHTALK: Accelerating Performance SoC Testing with Cadence System VIPSystem-level performance verification is becoming a commonplace activity across more and more SoCs as the number of data-sharing engines scales up across all the different application domains and performan...
30 Mar 2021
|
Better PPA for SoCs with Interconnect Workbench and CoreLink System IPWilliam Orme, Strategic Marketing Manager at ARM, and Steve Brown, Director of Product Marketing at Cadence, describe the collaboration between the two companies, and use of the Cadence Interconnect Workbe...
02 Feb 2021
|
Improve SoC-Level Verification Efficiency by Up to 10X with System VIPChip-level testbench creation, multi-IP and CPU traffic generation, performance bottleneck identification, and data and cache-coherency verification all lack automation. The effort required to complete the...
01 Dec 2020
|
Cadence Delivers Verification ThroughputWatch Paul Cunningham explain how Cadence offers our customers and partners a verification flow that delivers the absolute highest verification throughput in our industry.
01 Dec 2020
|
Smart Verification Technology and SolutionsWatch Ziyad Hanna explain how Cadence offers our customers and partners a smart verification solution that delivers the highest productivity and verification throughput in the industry.
01 Dec 2020
|
Accelerating SoC Verification Throughput with System VIP
22 Dec 2020
|
Cadence Brings Verification IP to the Chip Level with New System VIP SolutionCadence today announced Cadence System VIP, a new suite of tools and libraries for automating system-on-chip (SoC) testbench assembly, bus and CPU traffic generation, cache-coherency validation and system ...
13 Oct 2020
|
|
Display:
|